Abstract
3D integration of ICs is an emerging technology where multiple silicon dies are stacked vertically. The manufacturing itself is based on wafer-to-wafer bonding, die-to-wafer bonding or die-to-die bonding. Wafer-to-wafer bonding has the lowest yield as a good die may be stacked against a bad die, resulting in a wasted good die. Thus the latter two options are preferred to keep yield high and manufacturing costs low. However, these methods require dies to be tested separately before they are stacked. A problem with testing dies separately is that the clock network of a prebond die may be incomplete before stacking. In this paper we present a solution to address this problem. The solution is based on on-die Delay Lock Loop (DLL) implementations that are only activated during testing prebond unstacked dies to synchronize disconnected clock regions. A problem with using DLLs in testing is that they cannot be turned on or off within a single cycle. Since scan-based testing requires that test patterns be scanned in at a slow clock frequency before fast capture clocks are applied, On-Product Clock Generation (OPCG) must be used. The proposed solution addresses the above problems and allows a prebond with an incomplete clock network to be tested with low skew.
Similar content being viewed by others
References
Arora M (2002) Clock dividers made easy. Design flow & reuse. ST Microelectronics Ltd, SNUG, Boston
Beck M et al (2005) Logic design for on-chip test clock generation- implementation details and impact on delay test quality. in DATE
Farjad-Rad R et al (2002) A low-power multiplying DLL for low-jitter multigigahertz clock generation in highly integrated digital chips. IEEE J Solid State Circ 37(12):1804–1812
Friedman E (2001) Clock distribution networks in synchronous digital integrated circuits. Proc IEEE 89(5):665–692
Marinissen EJ, Zorian Y (2009) Testing 3D chips containing through-silicon vias. in International test conference.
Pei S, Li H, Li X (2010) An on-chip clock generation scheme for faster-than-at-speed delay testing. in DATE
Sun T, Hui C, Wang Y (2005) A VCO with high supply noise rejection and its application to PLL frequency synthesizer. in IEEE International Symposium on Communication and Information Technology
Uzzaman A, Li B, Keller B, Snethen T (2007) Using programmable on-product clock generation (OPCG) for delay test. in Asian Test Symposium
von Kaenel V, Aebischer D, Piguet C, Dijkstra E (1996) A 320 MHz, 1.5 mW at 1.35 V CMOS PLL for microprocessor clock generation. in ISSCC
Zhao X, Lewis DL, Lee HHS, Lim SK (2009) Pre-bond testable low-power clock tree design for 3D stacked ICs. ICCAD, pp. 184–190, November
Zhao X, Minz J, Lim SK (2010) Low-power and reliable clock network design for through silicon via based 3D ICs. JETTA
Author information
Authors and Affiliations
Corresponding author
Additional information
Responsible Editor: E.J. Marinissen
Rights and permissions
About this article
Cite this article
Buttrick, M., Kundu, S. On Testing Prebond Dies with Incomplete Clock Networks in a 3D IC Using DLLs. J Electron Test 28, 93–101 (2012). https://doi.org/10.1007/s10836-011-5262-3
Received:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s10836-011-5262-3