Abstract
In this paper the power consumption and power integrity of a CMOS ring oscillator has been analysed when their pFETs are subjected to negative bias temperature instability (NBTI). The impact of pFET under NBTI has been experimentally quantified whereas CMOS ring oscillator power consumption and power integrity have been evaluated by means of electrical full-model simulation. The results show that power consumption is reduced and power integrity remains constant with NBTI wearout..






Similar content being viewed by others
References
Alam MA, Mahapatra S (2005) A comprehensive model of PMOS NBTI degradation. Microelectron Reliab 45:71–81. doi:10.1016/j.microrel.2006.10.012
Fernandez R, Berbel N, Gil I, Morata M (2010) Impact of NBTI on EMC behaviours of CMOS inverter. Asia-Pacific Symposium on Electromagnetic Compatibility, pp 1020–1023. doi: 10.1109/APEMC.2010.5475776
Fernandez R, Kaczer B, Nackaerts A, Demuynck S, Rodriguez R, Nafria M, Groeseneken G (2006) AC NBTI studied in the 1 Hz–2 GHz range on dedicated on-chip CMOS circuits. International Electron Devices Meeting, pp 1–4. doi: 10.1109/IEDM.2006.346777
Gielen G, De Wit P, Maricau E, Loeckx J, Martin-Martinez J, Kaczer B, Groeseneken G, Rodriguez R, Nafria M (2008) Emerging yield and reliability challenges in nanometer CMOS technologies. Design, Automation and Test in Europe: 1322–1327. doi: 10.1109/DATE.2008.4484862
Kang K, Kufluoglu H, Roy K, Ashraful Alam M (2007) Impact of negative-bias temperature instability in nanoscale SRAM array: modeling and analysis. IEEE Trans Comput-Aided Des Integr Circ Syst 26:1770–1781. doi:10.1109/TCAD.2007.896317
Kumar SV, Kim CH, Sapatnekar SS (2011) Adaptive techniques for overcoming performance degradation due to aging in CMOS circuits. IEEE Trans Very Large Scale Integr Syst 19:603–614. doi:10.1109/TVLSI.2009.2036628
Luo H, Wang Y, Luo R, Yang H, Xie Y (2009) Temperature-aware NBTI modeling techniques in digital circuits. IEICE Trans Electron E92-C:875–886
Stathis JH, Zafar S (2006) The negative bias temperature instability in MOS devices: a review. Microelectron Reliab 46:270–286. doi:10.1016/j.microrel.2005.08.001
Acknowledgments
This work has been partially supported by Generalitat de Catalunya (SGR2009-1425) and the Spanish Government (TEC2010-18550).
Author information
Authors and Affiliations
Corresponding author
Additional information
Responsible Editor: K. K. Saluja
Rights and permissions
About this article
Cite this article
Ruiz, J.M., Fernández-Garcia, R., Gil, I. et al. Current Consumption and Power Integrity of CMOS Digital Circuits Under NBTI Wearout. J Electron Test 28, 865–868 (2012). https://doi.org/10.1007/s10836-012-5337-9
Received:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s10836-012-5337-9