Skip to main content
SpringerLink
Log in

Process Variations-Aware Statistical Analysis Framework for Aging Sensors Insertion

  • Published:
Journal of Electronic Testing Aims and scope Submit manuscript

Abstract

As process technology continues to shrink, Process Variations and Aging effects have an increasing impact on the reliability and performance of manufactured circuits. Aging effects, namely due to Negative Bias Temperature Instability (NBTI) produce performance degradation as time progresses. This degradation rate depends on a) Operational conditions (e.g., VDD, Temperature and time of electrical stress on MOS transistors) and b) Static technological parameters defined in the fabrication process. Moreover, performance of electronic systems for safety-critical applications which operate for many years in harsh environments are more prompt to be impacted by aging. In order to guarantee a safe operation in advanced technologies, aging monitoring should be performed on chip using built-in aging sensors. The purpose of this work is to present a methodology to determine the correct location for aging sensor insertion, considering the combined impact of process variations (PV) and aging effects (namely due to NBTI). In order to implement the methodology, a path-based statistical timing analysis framework and tools have been developed. It is shown that delay path reordering, associated with PV and aging, may justify the insertion of a few additional sensors, to cover abnormal delays of signal paths that become critical, under long system operation (e.g., 10 years).

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10

Similar content being viewed by others

References

  1. Agarwal A, Blaauw D, Zolotov V et al (2003) Statistical delay computation considering spatial correlations. Proc IEEE ASP-DAC, pp. 271–276, January

  2. Baba AH, Mitra S (2009) Testing for transistor aging. Proc IEEE VLSI Test Symposium (VTS), pp. 215–220

  3. Borkar S et al (2003) Parameter variation and impact on circuits and microarchitecture. Proc ACM/IEEE Design Automation Conference (DAC), pp. 338–342

  4. Chan T-B, Sartori J, Gupta P, Kumar R (2011) On the efficacy of NBTI mitigation techniques. Design, Automation & Test in Europe Conference (DATE), pp.1–6

  5. Martins CV, Semião J, Vazquez JC, Champac V, Santos M, Teixeira IC, Teixeira JP (2011) Adaptive error-prediction flip-flop for performance failure prediction with aging sensors. Proc IEEE VLSI Test Symposium (VTS), pp. 203–208

  6. Sakurai T, Newton AR (1990) Alpha-power law mosfet model and its application to CMOS inverter delay and other formulas. IEEE J Solid State Circuits 25(2):584–594

    Article  Google Scholar 

  7. Siddiqua T, Gurumurthi S, Stan MR (2011) Modeling and analyzing NBTI in the presence of process variations. Proc IEEE Int Symp On Quality Electronic Design (ISQED), pp. 28–35

  8. Vazquez JC, Champac V, Ziesemer AM Jr, Reis R, Teixeira IC, Santos MB, Teixeira JP (2012) Delay sensing for long-term variations and defects monitoring in safety-critical applications. Analog Integr Circ Sig Process J 70(2):249–263, Springer

    Article  Google Scholar 

  9. Vazquez JC et al (2010) Low sensitivity to process variations aging sensor for automotive safety-critical applications. Proc IEEE VLSI Test Symposium (VTS), pp. 238–243

  10. Wang W, Cao Y, et al (2007) The impact of NBTI on the performance of combinational and sequential circuits. Proc ACM/IEEE Design Automation Conference (DAC), pp. 364–369, Jun

  11. Wang W, Reddy V, Yang B, Balakrishnan V, Krishnan S, Cao Y (2008) Statistical prediction of circuit aging under process variations. Proc IEEE Custom Integrated Circuits Conference (CICC), pp. 13–16

  12. Wang W, Wei Z, Yang S, Cao Y (2007) An efficient method to identify critical gates under circuit aging. Proc ICCAD, pp. 735–740

  13. Wang W, Yang Sh, Bhardwaj S, Vrudhula S, Liu F, Cao Y (2010) The impact of NBTI effect on combinational circuit: modeling, simulation, and analysis. IEEE Trans VLSI Syst 18, Nº. 2, Feb

  14. Wayne Johnson R et al (2004) The changing automotive environment: high-temperature electronics. IEEE Trans EPM 27(3):164–176

    Google Scholar 

Download references

Acknowledgments

To the CONACYT (México) for the support given through the PhD scholarship nº. 207069/204311. This work has also been partially supported by the European ENIAC SE2A Project, and by Portuguese national funds through FCT – Fundação para a Ciência e a Tecnologia, under project PEst-OE/EEI/LA0021/2011.

Author information

Authors and Affiliations

  1. INESC-ID/IST, R. Alves Redol, 9, 1000-029, Lisbon, Portugal

    J. C. Vazquez, J. Semião, I. C. Teixeira, M. B. Santos & J. P. Teixeira

  2. Instituto Nacional de Astrofísica, Óptica y Electrónica (INAOE), Tonantzintla, Puebla, Mexico

    J. C. Vazquez & V. Champac

  3. ISE, Universidade do Algarve, Faro, Portugal

    J. Semião

  4. IST, UTL, Av. Rovisco Pais, 1049-001, Lisbon, Portugal

    I. C. Teixeira, M. B. Santos & J. P. Teixeira

  5. SiliconGate, R. Alves Redol, 9, 1000-029, Lisbon, Portugal

    M. B. Santos

Authors
  1. J. C. Vazquez
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. V. Champac
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. J. Semião
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. I. C. Teixeira
    View author publications

    You can also search for this author in PubMed Google Scholar

  5. M. B. Santos
    View author publications

    You can also search for this author in PubMed Google Scholar

  6. J. P. Teixeira
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to J. P. Teixeira.

Additional information

Responsible Editor: M. Violante

Rights and permissions

Reprints and permissions

About this article

Cite this article

Vazquez, J.C., Champac, V., Semião, J. et al. Process Variations-Aware Statistical Analysis Framework for Aging Sensors Insertion. J Electron Test 29, 289–299 (2013). https://doi.org/10.1007/s10836-013-5358-z

Download citation

  • Received:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s10836-013-5358-z

Keywords

Search

Navigation