Abstract
In this paper, we show that clock faults producing duty-cycle variations, which have been proven very likely, can give rise to min or max delay violations. This mandates new, specific testing approaches for clock faults, to avoid them to compromise the system correct operation in the field, with dramatic effects on product quality and defect level. We then introduce a new scheme that can be employed to detect the clock faults causing duty-cycle variations.
















Similar content being viewed by others
References
Arumi D, Rodriguez-Montanes R, Figueras J (2009) Delay caused by resistive opens in interconnecting lines. IEEE Integr VLSI J 42:286–293
Casimiro A et al (1993) “Experiments on Bridging Fault Analysis and Layout-Level DFT for CMOS Designs”, in Proc. of IEEE Defects and Fault Tolerance in VLSI Systems, pp. 109–116
Cheng SW, Chen H, Du C, Lim A (1994) The role of long and short paths in circuit performance optimization. IEEE Trans Comput-Aided Des Integr Circ Sys 13(7):857–864
Chung KY, Gupta SK, (2010) “Design and Test of Latch-Based Circuits to Maximize Performance, Yield, and Delay Test Quality”, in Proc. of IEEE Int’l Test Conf., pp. 1–10
Deleganes D, Douglas J, Kommandur B, Patyra M (2002) “Designing a 3GHz, 130 nm, Intel® Pentium® 4 Processor”, in Proc. of IEEE 2002 Symp. On VLSI Circuit, Dig. of Tech. Papers, pp. 130–133
Friedman EG (2001) Clock distribution networks in synchronous digital integrated circuits. Proc of the IEEE 89(5):665–692
Golsham F (2000) “Test and On-Line Debug Capabilities of IEEE Std 1149.1 in Ultra SPARC-III Microprocessor”, Proc. of International Test Conf. 141–150
Harris D, Naffziger S (2001) “Statistic Clock Skew Modeling With Data Delay Variations”, IEEE Trans. on VLSI Systems, pp. 888 – 898, December
Higami Y, Takahashi H, Kobayashi SY, Saluja KK (2011) “Fault Simulation and Test Generation for Clock Delay Faults”, in Proc. Asia and South Pacific Design Automation Conf. (ASP-DAC), pp. 799–805
Higami Y, Takahashi H, Kobayashi SY, Saluja KK (2011) “On Detecting Transition Faults in the Presence of Clock Delay Faults”, in Proc. of IEEE Asian Test Symposium (ATS), pp. 1–6
Josephson DD, Poehlman S, Govan V (2001) “Debug Methodology for the McKinley Processor”, Proc. of International Test Conf., pp. 451–460
Karimi N, Chakrabarty K, Gupta P, Patil S (2012) “Test Generation for Clock-Domain Crossing Faults in Integrated Circuits”, in Proc. of IEEE Test, Design and Automation in Europe (DATE), pp. 406–411
Kuppuswamy R, Callahan K, Wong K, Ratchen D, Taylor G (2001) “On-Die Clock Jitter Detector for High Speed Microprocessor”, Symp. on VLSI Circuits Digest of Technical Papers, pp. 187–190
Kurd NA, Barkatullah JS, Dizon RO, Fletcher TD, Madland PD (2001) A multigigahertz clocking scheme for the pentium 4 microprocessor. IEEE J Solid State Circ 36(11):1647–1653
Lee KL, Basturkmen NZ, Venkataraman S (2008) “Diagnosis of Scan Clock Failures”, in Proc. of IEEE VLSI Test Symp., pp. 67–72
Litt T (2002) “Support for Debugging in the Alpha 21364 Microprocessor”. Proc of IEEE International Test Conf. pp. 584–589
McLaurin TL, Slobodnik R, Tsai K, Keim A (2007) “Enhanced Testing of Clock Faults”, in Proc. of IEEE International Test Conference, pp. 1–9
Metra C (2009) “Trading Off Dependability and Cost for Nanoscale High Performance Microprocessors: The Clock Distribution Problem”, in Proc. of Workshop Dependable and Secure Nanocomputing, June 29
Metra C, Di Francescantonio S, Mak TM (2004) Implications of clock distribution faults and issues with screening them during manufacturing testing. IEEE Trans Comput 53(5):531–546
Metra C, Mak TM, Rossi D (2003) “Clock Calibration Faults and Their Impact on Quality of High Performance Microprocessors”, in Proc. of IEEE Int. Symp. Defect and Fault Tolerance in VLSI Systems, pp. 257–264
Metra C, Omaña M, Mak TM, Tam S (2007) “Novel Compensation Scheme for Local Clocks of High Performance Microprocessors”, in Proc. of IEEE Int. Test Conference, pp. 1–9
Metra C, Omaña M, Mak TM, Tam S (2007) “Novel Approach to Clock Fault Testing for High Performance Microprocessors”, IEEE Proc. VLSI Test Symposium, pp. 441–446
Metra C, Omaña M, Rossi D, Cazeaux JM, Mak TM (2005) “The Other Side of the Timing Equation: a Result of Clock Faults”, in Proc. of IEEE Int. Symp. on Defect and Fault Tolerance in VLSI Systems, pp. 169–177
Metra C, Rossi D, Mak TM (2007) Won’t on-chip clock calibration guarantee performance boost and product quality? IEEE Trans Comput 56(3):415–428
Metra C, Rossi D, Omaña M, Cazeaux JM, Mak TM (2006) “Can Clock Faults Be Detected Through Functional Test?”, in Proc. of IEEE Int. Symp. on Design & Diagnostics of Electronic Circuits & Systems (DDECS’06), pp. 166–171
Nekili M, Savaria Y (1991) “Pipelined H-Trees for High–Speed Clocking of Large Integrated Systems in Presence of Process Variations”, IEEE Trans. On VLSI Systems, June, pp. 161–174
Paik S, Yu L, Shin Y (2010) “Statistical Time Borrowing for Pulsed-Latch Circuit Designs”, in Proc. of Asia and South Pacific Design Automation Conference (ASP-DAC), pp. 675–680
Predictive Technology Model, http://ptm.asu.edu/
Raja T, Agrawal VD, Bushnell ML (2009) Variable input delay CMOS logic for low power design. IEEE Trans Very Large Scale Integr (VLSI) Syst 17(10):1534–1545
Reddy SM, Pomeranz I, Kajihara S, Murakami A, Takeoka S, Ohta M (2000) “On Validating Data Hold Times for Filp-Flops in Sequential Circuits”, in Proc. of IEEE International Test Conference, pp. 317–325
Tam S, Limaye RD, Desai UN (2004) Clock generation and distribution for the 130-nm Itanium® 2 processor with 6-MB On-Die L3 cache. IEEE J Solid State Circ 39:636–642
Tam S, Rusu S, Desai U, Kim R, Zhang J, Young I (2000) Clock generation and distribution for the first IA-64 microprocessor. IEEE J Solid State Circ 35(11):1545–1552
Weste N, Harris D (2004) “CMOS VLSI Design: A Circuits and Systems Perspective”, Addison Wesley
Xanthopoulos T, Bailey DW, Gangwar AK, Gowan MK, Jain AK, Prewitt BK (2001) “The Design and Analysis of the Clock Distribution Network for a 1.2GHz Alpha Microprocessor”, Proc. of IEEE Int. Solid-State Circuits Conference, pp. 402–403
Zhong S, Khursheed S, Al-Hashimi BM, Reddy SM, Chakrabarty K (2011) “Analysis of Resistive Bridge Defect Delay Behavior in the Presence of Process Variation”, in Proc. of Asian Test Symposium (ATS), pp. 389–394
Acknowledgment
Work partially supported by Intel Corporation research grant.
Author information
Authors and Affiliations
Corresponding author
Additional information
Responsible Editor: J. Figueras
Rights and permissions
About this article
Cite this article
Rossi, D., Omaña, M., Cazeaux, J.M. et al. Clock Faults Induced Min and Max Delay Violations. J Electron Test 30, 111–123 (2014). https://doi.org/10.1007/s10836-013-5426-4
Received:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s10836-013-5426-4