Abstract
Mobile Wide-I/O DRAMs are used in smartphones, tablets, handheld gaming consoles and other mobile devices. The main benefit of the Wide-I/O DRAM over its predecessors (such as LPDDRx DRAMs) is that it offers more bandwidth at lower power. In this paper, we propose a Wide-I/O DRAM built-in self-test design, named WIO-BIST including the local BIST (LO-BIST), global BIST (GL-BIST) and test interface structures, to support the fault detection in memory-die channels and TSVs. It should be noted that, a TSV test scheme is presented embedding the test procedure of TSVs into the memory-die channel test processes to significantly save the test time of TSVs. A logic die and 4 memory-dies stacking configuration is used to act as a dedicated circuit to demonstrate the feasibility of the proposed WIO-BIST design. Experimental results and comparisons show that the proposed WIO-BIST design has good performance in test time reduction with tiny extra area overhead penalty.












Similar content being viewed by others
References
Chandrasekar, K., Weis, C., Akesson, B., When, N. and Goossens, K.,(2013). System and circuit level power modeling of energy efficient 3D-stacked wide I/O DRAM. In: Proc. Design, Automation and Test (DATE), pp 236–241
C. W. Chou, J. F. Li, J. J. Chen, D. M. Kwai, Y. F. Chou, and C. W. Wu.,(2010). A test integration methodology for 3D integrated circuits. In: Proc. IEEE Asian Test Symposium (ATS), pp 377–382
Chou CW, Huang YJ, Li JF (2013) A Built-In Self-Repair Scheme for 3-D RAMs With Interdie Redundancy. IEEE Trans Computer-Aided Design of Integrated Circuits and Systems 32(4):572–583
Gomony, M. D., Weis, C., Akesson, B., When, N. and Goossens, K.,(2012). Dram selection and configuration for real-time mobile systems. In: Proc. Design, automation and test (date), pp 51–56
Harvard, Q. and Baker, R. J.,(2011). A scalable I/O architecture for wide I/O DRAM. In: Proc. International Midwest Symp., Circuits and Systems (MWSCAS), pp 1–4
Harvard, Q., Baker, R. J. and Drost, R.,(2010). Main memory with proximity communication: A Wide I/O DRAM architecture. In: Proc. Microelectronics and Electron Devices (WMED), pp 1–4
Y. J. Huang, C. W. Chou, and J. F. Li.,(2010). A low-cost built-in self-test scheme for an array of memories. In: Proc. IEEE European Test Symp., (ETS), pp 75–80
Kahng, A. B. and Srinivas, V., (2011). Mobile system considerations for SDRAM interface trend. In: Proc. System Level Interconnect Predict (SLIP), pp 1–8
Kim JS et al. (2012) A 1.2 V 12.8 GB/s 2 Gb mobile wide-I/O DRAM with 4 128 I/Os using TSV based stacking. IEEE J Solid State Circuits 47(1):107–116
Marinissen, E. J. and Zorian, Y.,(2009). Testing 3D chips containing through-silicon vias. In: Proc. International Test Conf. (ITC), pp 1–11
N. Q. Mohdnoor, A. Saparon, Y. Yusof. and M. Adnan,(2010). New microcode’s generation technique for programmable memory built-in self-test. In: Proc. IEEE Asia Test Symposium (ATS), pp 407–412
Noia, B., Goel, S. K., Chakrabarty, K., Marinissen, E. J. and Verbree, J,(2010). Test architecture optimization for TSV-based 3D stacked ICs. In: Proc. IEEE European Test Symp., (ETS), pp 24–29
Querbach, B., Khanna, R., Puligundla, S., Blankenbeckler, D., Crop, J. and Chiang, P.,(2015). Architecture of a Reusable BIST Engine for Detection and Auto Correction of Memory failures and for IO debug, validation, link training, and power optimization on 14 nm 3DS SOC. IEEE Design & Test, Issue 99
Sergej, D. et al.,(2011). Automation of 3D-DfT insertion. In: Proc. IEEE Asian Test Symp. (ATS), pp 395–400
Sergej, D., et al.,(2012). DfT Architecture and ATPG for interconnect tests of JEDEC wide-I/O memory-on-logic die stacks. In: Proc. International Test Conf. (ITC), pp 1–10
C. L. Su, R. F. Huang, and C. W. Wu,(2003). A processor-based built-in self-repair design for embedded memories. In: Proc. IEEE Asia Test Symposium (ATS), pp 366–371
Takao, N., et al.,(2013). Testability improvement for 12.8 GB/s wide IO DRAM controller by small area pre-bonding TSV tests and a 1 GHz sampled fully digital noise monitor. In: Proc. Custom Integrated Circuits Conf., (CICC), pp 22–25
Taouil, M., Masadeh, M., Hamdioui, S. and Marinissen, E. J.,(2014) Interconnect test for 3D stacked memory-on-logic. In: Proc. Europe Conf., Design, Automation and Test, pp 1–6
C. Van Berkel,(2009). Multi-core for mobile phones. In: Proc. Design, automation and test (date). pp 1260–1265
Ad J. van de Goor and J. de Neef Q.,(1999). Industrial evaluation of DRAM tests. In: Proc. Automation and Test in Europe Conf,.pp 623–630
Weis C, Loi I, Benini L, When N (2013) Exploration and optimization of 3-D integrated DRAM subsystems. IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems 32(4):597–610
Wide I/O Single Data Rate (JEDEC Standard JESD229). JEDEC Solid State Technology Association, 2011. http://www.jedec.org.
Xiaodong, W., Vasudevan, D. and Lee, H.-H.S.,(2012). Global Built-In Self-Repair for 3D memories with redundancy sharing and parallel testing. In: Proc. International Conf. 3D System, pp 1–8
Y.C. Yu, C.C. Yang, J.F. Li, C.Y. Lo, C.H. Chen, J.S. Lai, D.M. Kwai, Y.F. Chou and C.W. Wu,(2014). BIST-assisted tuning scheme for minimizing IO-channel power of TSV-based 3D DRAMs. In: Proc. Asia Test Symp. (ATS), pp 1–6
Author information
Authors and Affiliations
Corresponding author
Additional information
Responsible Editor: Y. Zorian
Rights and permissions
About this article
Cite this article
Luo, KL., Wu, MH., Hsu, CL. et al. Built-In Self-Test Design for the 3D-Stacked Wide-I/O DRAM. J Electron Test 32, 111–123 (2016). https://doi.org/10.1007/s10836-016-5570-8
Received:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s10836-016-5570-8