Abstract
The ultimate goal for all manufacturing industries is to construct products with zero defects and high quality to improve customer satisfaction. For the automotive electronics industry, which tends to have higher standards with regard to safety, the requirements for quality are particularly strict. Since most test quality cannot satisfy the demands of the automobile electronics market currently, suppliers must re-evaluate their testing programs to find a more cost-effective alternative to current testing methods. In this study, a probability concept is proposed, which assumes a normal distribution as the product characteristic. The manufacturing and testing are also quantified, where a model is introduced for test quality and test yield in order to improve the value with regard to digital IC testing. However, the speed of progress in manufacturing in the future is unpredictable, so we had to make use of current manufacturing technology and existing products’ electrical properties to predict future trends in product distribution. A valid repeat testing method was proposed simultaneously, where the moving guard-band test was used, so that the test yield and test quality could be improved to achieve high-quality requirements and zero defect goals that are essential for aviation and biomedical electronics products. The repeated testing methodology found in Table B (Overall Roadmap Technology Characteristics) of the International Technology Roadmap for Semiconductors (ITRS 1999 and 2015) was repeated here to help improve the test yield and desired quality.
Similar content being viewed by others
References
Automotive Electronics Council (2003) Guidelines for part average testing, AEC - Q001-REV-C. http://www.aecouncil.com/Documents/AEC_Q001_Rev_C.pdf. Accessed 23 May 2019
Automotive Electronics Council (2006) Zero Defects Guideline, AEC - Q004. http://www.aecouncil.com/Documents/AEC_Q004_DRAFT.pdf. Accessed 23 May 2019
Bedsole J, Raina R, Crouch A, Abadir MS (2001) "Very low cost testers: opportunities and challenges, " In: Proc IEEE international test conference (ITC), pp 60–69
Chen JE, Yeh CH, (2004) Test Guardbanding for Yield and Quality Estimation. Proc. International Test Synthesis Workshop, pp 114–115, USA
Dalal W, Miao S (1999) “The value of tester accuracy,” Proc. IEEE international test conference (ITC), pp 518–523
Fisher PD, Nesbitt R (1998) The test of time: clock-cycle Estimation and test challenges for future microprocessors. IEEE Circuits and Devices Magazine 14(2):37–44
Henderson CL, Williams RH, Hawkins CF (1992) Economic impact of type I test errors at system and board levels, Proc. IEEE international test conference (ITC), pp 441–451
International Technology Roadmap for Semiconductors (1999) Test and Test Equipment, http://cva.stanford.edu/classes/cs99s/papers/roadmap1999.pdf. pp 61–62. Accessed 23 May 2019
International Technology Roadmap for Semiconductors (2001) Test and Test Equipment. http://www.itrs2.net/itrs-reports.html, pp 5–6. Accessed 23 May 2019
International Technology Roadmap for Semiconductors 2.0 (2015). System integration. http://www.itrs2.net/itrs-reports.html, pp 7–13. Accessed 23 May 2019
Wang BS, Yong BC, Sassan T, André I(2003) Yield, overall test environment timing accuracy, and defect level trade-offs for high-speed interconnect device testing. In Proceedings of the 12th Asian test symposium, pp 348–353
West, BG (1999) “Accuracy requirements in at-speed functional test,” Proc IEEE international test conference (ITC), pp 780–787
Williams RH, Hawkins CF (1993) “The economics of Guardband placement, ” Proc IEEE international test conference (ITC), pp 218–225
Williams RH, Wagner RG, Hawkins CF (1992) "Testing errors: data and calculations in an IC manufacturing process," Proc. IEEE international test conference (ITC), pp 352–361
Yeh CH, Chen JE (2009) Multiple Tests for Maximizing the Yield without Degrading Quality. Proc. The 3rd VLSI Test Technology Workshop, pp 76–81, Taiwan
Acknowledgment
The author would like to thank Dr. Jwu E Chen for his invaluable contribution in both defining the model and implementing it mathematically, and the inputs to the model.
Author information
Authors and Affiliations
Corresponding authors
Additional information
Responsible Editor: E. Amyeen
Publisher’s Note
Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.
Rights and permissions
About this article
Cite this article
Yeh, CH., Chen, J.E. Repeated Testing Applications for Improving the IC Test Quality to Achieve Zero Defect Product Requirements. J Electron Test 35, 459–472 (2019). https://doi.org/10.1007/s10836-019-05812-0
Received:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s10836-019-05812-0