Abstract
With the technology node scaling down into nanometer range, the effect of parasitic inductance and capacitance between the interconnect lines on predicting single event crosstalk (SEC) has to be considered. An analytical model is proposed to evaluate SEC in nanometer CMOS circuits based on the equation circuit of single event transient and RLC distributed model of interconnect. The transfer function of the arbitrary segment of interconnects is deduced by applying KCL and KVL laws in Laplace domain. The accurate expression of SEC voltage is achieved by the operation of matrix polynomial. For convenient calculation, a third-order exponential model is used to describe the SEC voltage approximately. The simulation results at the technology nodes of 22 nm, 32 nm, 45 nm, 65 nm, and 90 nm show that in comparison to previous work, the analytical model has a significantly improved accuracy with an average error of only 2.19%.
Similar content being viewed by others
References
Tang D, Li YH, Zhang GH, He CH, Fan YY (2013) Single event upset sensitivity of 45nm FDSOI and SOI FinFET SRAM. SCIENCE CHINA Technol Sci 56(3):780–785. https://doi.org/10.1007/s11431-012-5125-x
Calomarde A, Amat E, Moll F, Vigara J, Rubio A (2014) SET and noise fault tolerant circuit design techniques: application to 7 nm FinFET. Microelectron Reliab 54:738–745. https://doi.org/10.1016/j.microrel.2013.12.018
Scholz M, Chen SH, Hellings G, Linten D (2016) Impact of on- and off-chip protection on the transient-induced latch-up sensitivity of CMOS IC. Microelectron Reliab 57:53–58. https://doi.org/10.1016/j.microrel.2015.12.009
Wirth GI, Vieira MG, Neto EH, Kastensmidt FL (2008) Modeling the sensitivity of CMOS circuits to radiation induced single event transients. Microelectron Reliab 48:29–36. https://doi.org/10.1016/j.microrel.2007.01.085
Sayil S, Boorla VK, Reddula SR (2011) Modeling single event crosstalk in nanometer technologies. IEEE Trans Nucl Sci 58(5):2493–2502. https://doi.org/10.1109/TNS.2011.2165295
Liu BJ, Cai L, Zhu J (2012) Accurate analytical model for single event (SE) crosstalk. IEEE Trans Nucl Sci 59(4):1621–1927. https://doi.org/10.1109/TNS.2012.2204901
Balasubramanian A, Amusan OA, Bhuva BL, Reed RA, Sternberg AL, Massengill LW, McMorrow D, Nation SA, Melinger JS (2008) Measurement and analysis of interconnect crosstalk due to single events in a 90 nm CMOS technology. IEEE Trans Nucl Sci 55(4):2079–2084. https://doi.org/10.1109/TNS.2008.2000781
Zhu ZM, Qian LB, Yang YT (2009) A novel interconnect crosstalk RLC analytical model based on the nanometer CMOS technology. Acta Phys Sin 58(4):2631–2636 (in Chinese)
Sayil S, Bhowmik P (2017) Mitigating the thermally induced single event crosstalk. Analog Integr Circ Sig Process 92:247–253. https://doi.org/10.1007/s10470-017-0992-5
Sayil S, Yuan L (2015) Modeling single event crosstalk speedup in nanometer technologies. Microelectron J 46:343–350. https://doi.org/10.1016/j.mejo.2015.02.002
Agarwal K, Sylvester D, Blaauw D (2006) Modeling and analysis of crosstalk noise in coupled RLC interconnects. IEEE Transactions on Computer-Aided Design of integrated circuits and systems 25(5):892–901. https://doi.org/10.1109/TCAD.2005.855961
Roy S, Dounavis A (2011) Efficient delay and crosstalk modeling of RLC interconnects using delay algebraic equations. IEEE Transactions on Very Large Scale Integration (VLSI) System 19(2):342–346. https://doi.org/10.1109/TVLSI.2009.2032288
Ding L, Blaauw D, Mazumder P (2003) Accurate crosstalk noise modeling for early signal integrity analysis. IEEE Transactions on Computer-Aided Design of integrated circuits and systems 22(5):627–634. https://doi.org/10.1109/TCAD.2003.810741
Gaillardin M, Raine M, Paillet P, Adell PC, Girard S, Duhamel O, Andrieu F, Barraud S, Faynot O (2015) Investigations on heavy ion induced single-event transients (SETs) in highly-scaled FinFETs. Nucl Inst Methods Phys Res B 365:631–635. https://doi.org/10.1016/j.nimb.2015.08.085
Sahoo M, Ghosal P, Rahaman H (2015) Modeling and analysis of crosstalk induced effects in multiwalled carbon nanotube bundle interconnects: an ABCD parameter-based approach. IEEE Trans Nanotechnol 14(2):259–274. https://doi.org/10.1109/TNANO.2014.2388252
Agrawal Y, Kumar MG, Chandel R (2016) A comprehensive model for high-speed current-mode signaling in next generation MWCNT bundle interconnect using FDTD technique. IEEE Trans Nanotechnol 15(4):590–598. https://doi.org/10.1109/TNANO.2016.2558475
Rai MK, Arora S, Kaushik BK (2018) Temperature-dependent modeling and performance analysis of coupled MLGNR interconnects. International Journal of Circuit Theory and Applications 46:299–312. https://doi.org/10.1002/cta.2384
Kaushik BK, Sarkar S (2008) Crosstalk analysis for a CMOS gate driven inductively and capacitively coupled interconnects. Microelectron J 39:1834–1842. https://doi.org/10.1016/j.mejo.2008.03.015
Sayil S, Akkur AB, Gaspard N III (2009) Single event crosstalk shielding for CMOS logic. Microelectron J 40:1000–1006. https://doi.org/10.1016/j.mejo.2008.11.065
Acknowledgment
This work was supported by the National Natural Science Foundation of China (Grant No.11975311, 11405270).
Author information
Authors and Affiliations
Corresponding author
Additional information
Editorial Responsibility: V. Champac
Publisher’s Note
Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.
Rights and permissions
About this article
Cite this article
Liu, B., Cai, L. & Liu, X. An Analytic Model for Predicting Single Event (SE) Crosstalk of Nanometer CMOS Circuits. J Electron Test 36, 461–467 (2020). https://doi.org/10.1007/s10836-020-05891-4
Received:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s10836-020-05891-4