Skip to main content
SpringerLink
Log in

Revisit to Histogram Method for ADC Linearity Test: Examination of Input Signal and Ratio of Input and Sampling Frequencies

  • Published:
Journal of Electronic Testing Aims and scope Submit manuscript

Abstract

This paper revisits histogram method for ADC linearity test. Here two methods are proposed for low cost test of histogram method. The first proposal is two-tone sine wave input for code selective histogram method for SAR ADC. In SAR ADC, the DNL of the codes corresponding to the internal DAC output voltages of the MSB bits can be large when the DAC employs a binary-weighted configuration. Therefore, in the proposed method, frequency of appearance of the codes is increased to make the length of the bins relatively long with two-tone sine wave input. It realizes low cost test and high-quality linearity test. The 2nd proposal is decision method of the ratio of the input and sampling frequencies with classical number theory. The proposed method decides the ratio based on metallic ratio or theory of prime numbers. This guarantees random data sampling to get accurate calibration result with relatively small number of histogram data.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10
Fig. 11
Fig. 12
Fig. 13
Fig. 14
Fig. 15
Fig. 16
Fig. 17
Fig. 18
Fig. 19
Fig. 20
Fig. 21
Fig. 22
Fig. 23
Fig. 24
Fig. 25
Fig. 26
Fig. 27
Fig. 28
Fig. 29
Fig. 30
Fig. 31
Fig. 32
Fig. 33
Fig. 34
Fig. 35
Fig. 36
Fig. 37
Fig. 38
Fig. 39
Fig. 40
Fig. 41
Fig. 42
Fig. 43
Fig. 44
Fig. 45
Fig. 46

Similar content being viewed by others

Data Availability Statement

Authors can confirm that all relevant data are included in the article.

References

  1. Kobayashi H, Kuwana A, Wei J, Zhao Y, Katayama S, Tri TM, Hirai M, Nakatani T, Hatayama K, Sato K, Ishida T (2020) Analog/Mixed-Signal Circuit Testing Technologies in IoT Era. IEEE 15th Int Conf Solid-State and Integrated Circuit Technol Kunming, China

  2. Burns M, Roberts GW (2011) Burns, An Introduction to Mixed-Signal IC Test and Measurement, Oxford Press

  3. Maloberti F (2007) Data Converters, Springer

  4. IEEE (2011) IEEE Standard for Terminology and Test Methods for Analog-to-Digital Converters. In: IEEE Standard 1241–2010 (Revision IEEE Standard 1241–2000)

  5. Jin L, Chen D, Geiger R (2005) A Digital Self-Calibration Algorithm for ADCs Based on Histogram Test Using Low-Linearity Input Signals. IEEE Int Symp Circuits Sys

  6. Flore MG, Negreiros M, Carro L (2004) INL and DNL Estimation based on Noise for ADC Test. IEEE Trans Instrum Meas 53:1391–1395

    Article  Google Scholar 

  7. Blair J (1994) Histogram Measurement of ADC Nonlinearities Using Sine Waves. IEEE Trans Instrum Meas 43:373–383

    Article  Google Scholar 

  8. Ting H-W, Liu B-D, Chang S-J (2008) A Histogram-Based Testing Method for Estimating A/D Converter Performance. IEEE Trans Instrum Meas 57(2):420–427

    Article  Google Scholar 

  9. Goyal S, Chatterjee A, Atia M, Iglehart H, Chen CY, Shenouda B, Khouzam N, Haggag H (2005) Test Time Reduction of Successive Approximation Register A/D Converter by Selective Code Measurement. IEEE Int Test Conference, Austin, TX

  10. Goyal S, Chatterjee A (2008)Linearity Testing of A/D Converters Using Selective Code Measurement. J Electronic Testing, Springer

  11. Yu Z, Chen D (2012) Algorithm for Dramatically Improved Efficiency in ADC Linearity Test," Proc. IEEE Int Test Conf 1–10

  12. Chen T, Jin X, Geiger RL, Chen D (2018) “USER-SMILE: Ultrafast Stimulus Error Removal and Segmented Model Identification of Linearity Errors for ADC Built-In Self-Test,” IEEE Trans. Circuits Syst - Part I 65(7):2059–2069

    Google Scholar 

  13. Laraba A, Stratigopoulos H-G, Mir S, Naudet H (2015) “Exploiting Pipeline ADC Properties for a Reduced-Code Linearity Test Technique,” IEEE Trans. Circuits Syst - Part I 62(10):2391–2400

    MATH  Google Scholar 

  14. Renaud G, Barragan MJ, Laraba A, Stratigopoulos H-G, Mir S, Le-Gall H, Naudet H (2016) A 65nm CMOS Ramp Generator Design and its Application Towards a BIST Implementation of the Reduced-Code Static Linearity Test Technique for Pipeline ADCs. J Electron Test 32:407–421

    Article  Google Scholar 

  15. Feitoza RS, Barragan MJ, Mir S, Dzahini D (2018) Reduced-Code Static Linearity Test of SAR ADCs Using a Built-In Incremental ∑Δ Converter. Proc. IEEE 24th Int Symp On-Line Testing And Robust Sys Design (IOLTS) 29–34

  16. Feitoza RS, Barragan MJ, Dzahini D, Mir S (2019) Reduced-Code Static Linearity Test of Split-Capacitor SAR ADCs Using an Embedded Incremental Sigma Delta Converter. IEEE Trans Device Mater Reliab 19(1):37–45

    Article  Google Scholar 

  17. Huang XL, Chen HI, Huang JL, Chen CY, Kuo-Tsai T, Huang MF, Chou YF, Kwai DM (2012) Testing and Calibration of SAR ADCs by MCT-Based Bit Weight Extraction. IEEE 18th Int Mixed-Signal, Sensors, and Sys Test Workshop 1–4

  18. Hirai M, Tanimoto H, Gendai Y, Yamamoto S, Kuwana A, Kobayashi H (2021) Digital-to-Analog Converter Configuration Based on Non-uniform Current Division Resistive-Ladder. The 36th Int Technical Conf Circuits/Systems, Comp Comm Korea

  19. Hirai M, Tanimoto H, Gendai Y, Yamamoto S, Kuwana A, Kobayashi H (2020) Nonlinearity Analysis of Resistive Ladder-Based Current-Steering Digital-to-Analog Converter. 17th Int SoC Design Conf Yeosu, Korea

  20. Abe F, Kobayashi Y, Sawada K, Kato K, Kobayashi O, Kobayashi H (2014) Low-Distortion Signal Generation for ADC Testing. IEEE Int Test Conf Seattle, WA

  21. Komuro T, Sobukawa S, Sakayori H, Kono M, Kobayashi H (2007) Total Harmonic Distortion Measurement System for Electronic Devices up to 100MHz with Remarkable Sensitivity. IEEE Trans Instrum Meas 56(6):2360–2368

    Article  Google Scholar 

  22. Uemori S, Yamaguchi T, Ito S, Tan Y, Kobayashi H, Takai N, Niitsu K, Ishikawa N (2010) ADC Linearity Test Signal Generation Algorithm. IEEE Asia Pacific Conf Circuits and Sys Kuala Lumpur, Malaysia

  23. Ozawa Y, Kuwana A, Asami K, Kobayashi H (2019) ADC Linearity Testing Using Multi-tone Input Histogram Method. ETG-19–24, ETT-19–24, 9-th IEEJ Workshop in Tochigi and Gunma

  24. Yamamoto S, Sasaki Y, Zhao Y, Wei J, Kuwana A, Sato K, Ishida T, Okamoto T, Ichikawa T, Nakatani T, Tran TM (2021) Metallic Ratio Equivalent-Time Sampling: A Highly Efficient Waveform Acquisition Method. 27th IEEE Int Symposium on On-Line Testing and Robust Sys Design Virtual event

  25. Sasaki Y, Zhao Y, Kuwana A, Kobayashi H (2018) Highly Efficient Waveform Acquisition Condition in Equivalent-Time Sampling System. 27th IEEE Asian Test Symposium, Hefei, Anhui, China

  26. Zhao Y, Kuwana A, Yamamoto S, Sasaki Y, Kobayashi H, Tran TM, Katayama S, Wei J, Nakatani T, Hatayama K, Sato K (2021) Input Signal and Sampling Frequencies Requirements for Efficient ADC Testing with Histogram Method. The 36th Int Technical Conf Circuits/Sys Comp Comm, Korea

  27. Dickson LE (2005) History of the Theory of Numbers, vol. 2, Diophantine Analysis, Dover

Download references

Author information

Authors and Affiliations

  1. Division of Electronics and Informatics, Faculty of Science and Technology, Gunma University, 1-5-1 Tenjin-cho, Kiryu-shi, Gunma, 376-8515, Japan

    Yujie Zhao, Kentaroh Katoh, Anna Kuwana, Shogo Katayama, Jianglin Wei, Haruo Kobayashi, Takayuki Nakatani & Kazumi Hatayama

  2. ROHM Co, Ltd, 2-4-8 Shin-Yokohama, Kohokuku, Yokohama, 222-857, Japan

    Keno Sato, Takashi Ishida, Toshiyuki Okamoto & Tamotsu Ichikawa

Authors
  1. Yujie Zhao
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Kentaroh Katoh
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Anna Kuwana
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. Shogo Katayama
    View author publications

    You can also search for this author in PubMed Google Scholar

  5. Jianglin Wei
    View author publications

    You can also search for this author in PubMed Google Scholar

  6. Haruo Kobayashi
    View author publications

    You can also search for this author in PubMed Google Scholar

  7. Takayuki Nakatani
    View author publications

    You can also search for this author in PubMed Google Scholar

  8. Kazumi Hatayama
    View author publications

    You can also search for this author in PubMed Google Scholar

  9. Keno Sato
    View author publications

    You can also search for this author in PubMed Google Scholar

  10. Takashi Ishida
    View author publications

    You can also search for this author in PubMed Google Scholar

  11. Toshiyuki Okamoto
    View author publications

    You can also search for this author in PubMed Google Scholar

  12. Tamotsu Ichikawa
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Yujie Zhao.

Ethics declarations

Conflict of Interest

There is no conflict of interest.

Additional information

Responsible Editor: S. Mir

Publisher's Note

Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Zhao, Y., Katoh, K., Kuwana, A. et al. Revisit to Histogram Method for ADC Linearity Test: Examination of Input Signal and Ratio of Input and Sampling Frequencies. J Electron Test 38, 21–38 (2022). https://doi.org/10.1007/s10836-022-05988-y

Download citation

  • Received:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s10836-022-05988-y

Keywords

Search

Navigation