Skip to main content

Advertisement

Log in

A Low Power-Consumption Triple-Node-Upset-Tolerant Latch Design

  • Published:
Journal of Electronic Testing Aims and scope Submit manuscript

Abstract

As the feature size of integrated circuit decreases, semiconductor devices become more susceptible to Single-Event-Upset (SEU) effect. This paper proposes a radiation hardened latch for Triple-Node-Upset (TNU) tolerance, which can block any triple node upset. Compared with previous radiation hardened TNU Tolerant (TNUT) latches, the proposed Low power-consumption TNUT (LTNUT) latch has the lowest power consumption. When compared with TNU Hardened Latch (TNUHL), TNUT Latch, TNU Completely Tolerant latch (TNUCT), Single-event Multiple-Node Upset Tolerant latch (SMNUT), TNU self-Recoverable Latch (TNURL), Low Cost and TNU-self-Recoverable Latch (LCTNURL) and Quadruple Dual Interlocked Storage Cell (Quadruple-DICE), the proposed LTNUT latch achieves reduction in power consumption by 30.77%, 17.11%, 40%, 20.25%, 20.25%, 27.59% and 64%, respectively. The proposed LTNUT latch achieves reduction in delay by 94.98%, 98.33%, 54.19%, 70.63% and 66.59% when compared with TNUHL, TNUT Latch, SMNUT, TNURL, LCTNURL, respectively, and introduces rise in delay by 3.38% and 5.52%, respectively, when compared with TNUCT and Quadruple-DICE. The proposed LTNUT latch has the lowest power consumption and second smallest delay. The proposed latch is not severely sensitive to temperature and voltage variations.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Subscribe and save

Springer+ Basic
$34.99 /Month
  • Get 10 units per month
  • Download Article/Chapter or eBook
  • 1 Unit = 1 Article or 1 Chapter
  • Cancel anytime
Subscribe now

Buy Now

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10
Fig. 11
Fig. 12
Fig. 13
Fig. 14
Fig. 15
Fig. 16

Similar content being viewed by others

Data Availability Statement

The datasets generated and analyzed during the current study are available from the corresponding author on reasonable request.

References

  1. Binder D, Smith EC, Holman AB (1975) Satellite anomalies from galactic cosmic rays. IEEE Trans Nucl Sci, NS-22(6):2675–2680

  2. Zhang Y, Liu S, Xuecheng Du, Yuan Y, He C, Ren X, Xiaozhi Du, Li Y (2016) Primary single event effect studies on Xilinx 28-nm System-on-Chip (SoC). Nucl Instrum Methods Phys Res, Sect A 831:339–343

    Article  Google Scholar 

  3. Andrews JL, Schroeder JE, Gingerich BL, Kolasinski WA, Koga R, Diehl SE (1982) Single event error immune CMOS ram. IEEE Trans Nucl Sci, NS-29(6):2040–2043

  4. Amusan OA, Sternberg AL, Witulski AF, Bhuva BL, Black JD, Baze MP, Massengill LW (2007) Single event upsets in a 130 nm hardened latch design due to charge sharing, Proc. 2007 IEEE Int Reliab Phys Symp Proc. 45th Annual 306–311. https://doi.org/10.1109/RELPHY.2007.369908

  5. Watkins A, Tragoudas S (2020) Radiation hardened latch designs for double and triple node upsets. IEEE Trans Emerg Topics Comput 8(3):616–626. https://doi.org/10.1109/TETC.2017.2776285

  6. Nan H, Choi K (2012) High performance. Low cost, and robust soft error tolerant latch designs for nanoscale CMOS technology. IEEE Transactions on Circuits and Systems I: Regular Papers 59(7):1445–1457. https://doi.org/10.1109/TCSI.2011.2177135

    Article  Google Scholar 

  7. Omana M, Rossi D, Metra C (2007) Latch susceptibility to transient faults and new hardening approach. IEEE Trans Comput 56(9):1255–1268. https://doi.org/10.1109/TC.2007.1070

    Article  MathSciNet  Google Scholar 

  8. Lin S, Kim YB, Lombardi F (2010) Design and performance evaluation of radiation hardened latches for nanoscale CMOS. IEEE Trans Very Large Scale Integr VLSI Syst 19(7):1315–1319. https://doi.org/10.1109/TVLSI.2010.2047954

  9. Liang H, Wang Z, Huang Z, Yan A (2014) Design of a radiation hardened latch for low-power circuits. Proc. 2014 IEEE 23rd Asian Test Symp 19–24. https://doi.org/10.1109/ATS.2014.16

  10. Yan A, Lai C, Zhang Y, Cui J, Huang Z, Song J, Guo J, Wen X (2021) Novel low cost, double-and-triple-node-upset-tolerant latch designs for nano-scale CMOS. IEEE Trans Emerg Top Comput 9(1):520–533. https://doi.org/10.1109/TETC.2018.2871861

    Article  Google Scholar 

  11. Calin T, Nicolaidis M, Velazco R (1996) Upset hardened memory design for submicron CMOS technology. IEEE Trans Nucl Sci 43(6):2874–2878. https://doi.org/10.1109/23.556880

    Article  Google Scholar 

  12. Huang Z, Liang H, Hellebrand S (2015) A high performance SEU tolerant latch. J Electron Test 31:349–359. https://doi.org/10.1007/s10836-015-5533-5

    Article  Google Scholar 

  13. Eftaxiopoulos N, Axelos N, Zervakis G, Tsoumanis K, Pekmestzi K (2015) Delta DICE: A Double Node Upset resilient latch. Proc. 2015 IEEE 58th Int Midwest Symp Circuits Syst (MWSCAS) 1–4. https://doi.org/10.1109/MWSCAS.2015.7282145

  14. Yan A, Ling Y, Cui J, Chen Z, Huang Z, Song J, Girard P, Wen X (2020) Quadruple cross-coupled dual-interlocked-storage-cells-based multiple-node-upset-tolerant latch designs. IEEE Trans Circuits Syst I Regul Pap 67(3):879–890. https://doi.org/10.1109/TCSI.2019.2959007

    Article  Google Scholar 

  15. Watkins A, Tragouodas S (2016) A highly robust double node upset tolerant latch, Proc. 2016 IEEE Int Symp Defect Fault Tolerance VLSI Nanotechnol Syst (DFT). https://doi.org/10.1109/DFT.2016.7684062

  16. Eftaxiopoulos N, Axelos N, Pekmestzi K (2015) DONUT: A double node upset tolerant Latch. Proc. 2015 IEEE Comput Soc Ann Symp VLSI 509–514. https://doi.org/10.1109/ISVLSI.2015.72

  17. Li Y, Wang H, Yao S, Yan Xi, Gao Z, Jiangtao Xu, Circuits DNUHL (2015) J Electron Test 31:537–548. https://doi.org/10.1007/s10836-015-5551-3

    Article  Google Scholar 

  18. Messenger GC (1982) Collection of charge on junction nodes from ion tracks. IEEE Trans Nucl Sci 29(6):2024–2031. https://doi.org/10.1109/TNS.1982.4336490

    Article  Google Scholar 

  19. Song Z, Yan A, Cui J, Chen Z, Li X, Wen X, Lai C, Huang Z, Liang H (2019) A novel triple-node-upset-tolerant CMOS latch design using single-node-upset-resilient cells. Proc. 2019 IEEE Int Test Conf Asia (ITC-Asia) 139–144. https://doi.org/10.1109/ITC-Asia.2019.00037

  20. Yan A, Feng X, Yuanjie Hu, Lai C, Cui J, Chen Z, Miyase K, Wen X (2020) Design of a triple-node-upset self-recoverable latch for aerospace applications in harsh radiation environments. IEEE Trans Aerosp Electron Syst 56(2):1163–1171. https://doi.org/10.1109/TAES.2019.2925448

    Article  Google Scholar 

  21. Yan A, Yuanjie Hu, Cui J, Chen Z, Huang Z, Ni T, Girard P, Wen X (2020) Information assurance through redundant design: A novel TNU error-resilient latch for harsh radiation environment. IEEE Trans Comput 69(6):789–799. https://doi.org/10.1109/TC.2020.2966200

    Article  MATH  Google Scholar 

  22. Lin D, Yiran Xu, Li X, Xie X, Jiang J, Ren J, Zhu H, Zhang Z, Zou S (2018) A novel self-recoverable and triple node upset resilience DICE latch. Institute of Electronics, Information and Communication Engineers Electronics Express 15(19):1–9. https://doi.org/10.1587/elex.15.20180753

    Article  Google Scholar 

  23. Kumar CI (2019) Bulusu anand a highly reliable and energy-efficient triple-node-upset-tolerant latch design. IEEE Trans Nucl Sci 66(10):2196–2206. https://doi.org/10.1109/TNS.2019.2939380

  24. Katsarou K, Tsiatouhas Y (2015) Soft error interception latch: double node charge sharing SEU tolerant design. Electron Lett 51(4):330–332.

  25. Yan A, Liang H, Huang Z, Jiang C, Ouyang Y, Li X (2016) An SEU resilient, SET filterable and cost-effective latch in presence of PVT variations. Microelectron Reliab 63(1):239–250. https://doi.org/10.1016/j.microrel.2016.06.004

    Article  Google Scholar 

  26. Neale A, Sachdev M (2016) Neutron radiation induced soft error rates for an Adjacent-ECC protected SRAM in 28 nm CMOS. IEEE Trans Nucl Sci 63(3):1912–1917. https://doi.org/10.1109/TNS.2016.2547963

    Article  Google Scholar 

  27. Yan A, Xu Z, Feng X, Cui J, Chen Z, Ni T, Huang Z, Girard P, Wen X (2020) Novel Quadruple-Node-Upset-Tolerant Latch Designs with Optimized Overhead for Reliable Computing in Harsh Radiation Environments, IEEE Trans Emerg Topics Comput (99):1–1. https://doi.org/10.1109/TETC.2020.3025584

Download references

Acknowledgments

This work was supported in part by the Science and Technology on Analog Integrated Circuit Laboratory No.6142802200506; National Natural Science Foundation of China under grant nos.61874156, 62027815.

Funding

The authors declare that they have no known competing financial interests or personal relationships that could have appeared to influence the work reported in this paper.

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Zhengfeng Huang.

Additional information

Responsible Editor: V. D. Agrawal

Publisher's Note

Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Lu, Y., Hu, G., Wang, J. et al. A Low Power-Consumption Triple-Node-Upset-Tolerant Latch Design. J Electron Test 38, 63–76 (2022). https://doi.org/10.1007/s10836-022-05989-x

Download citation

  • Received:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s10836-022-05989-x

Keywords

Navigation