Skip to main content

Advertisement

SpringerLink
Log in

A New Approximate 4-2 Compressor using Merged Sum and Carry

  • Published:
Journal of Electronic Testing Aims and scope Submit manuscript

Abstract

Multiplication is the fundamental process in many image processing systems that undertake more computational assets. As many DSP and image applications are tolerable to inaccurate results, approximate multiplication is preferred for energy efficiency. Here in this paper, two types of approximate compressors are proposed by exploring the relationship between the sum and carry from the truth table to utilize them to design energy-saving multipliers. The proposed compressor circuits are synthesized using a 45nm library. The proposed circuits produce better Energy and Energy Delay Product (EDP) percentages when compared with the previously presented approximate compressors. Using the proposed approximate multiplier designs, the application to image processing is also presented in this paper. Image quality parameters like error rate, Normalized Relative Error Distance (NRED), and Average Relative Error Distance (ARED) are evaluated. New parameter Power and Exactness Product (PEP) is introduced, and it explicitly shows that the proposed designs are 35\(\%\) and 47\(\%\) efficient in terms of structural and quality aspects.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10
Fig. 11
Fig. 12

Similar content being viewed by others

Data Availability

Data sharing not applicable to this article as no datasets were generated or analysed during the current study.

References

  1. Akbari O, Kamal M, Afzali-Kusha A, Pedram M (2017) Dual-quality 4: 2 compressors for utilizing in dynamic accuracy configurable multipliers. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 25(4):1352–1361

  2. Chang YJ, Cheng YC, Lin YF, Liao SC, Lai CH, Wu TC (2019) Imprecise 4–2 compressor design used in image processing applications. IET Circuits Devices Syst 13(6):848–856

    Article  Google Scholar 

  3. Edavoor PJ, Raveendran S, Rahulkar AD (2020) Approximate multiplier design using novel dual-stage 4: 2 compressors. IEEE Access 8:48337–48351

    Article  Google Scholar 

  4. Ha M, Lee S (2017) Multipliers with approximate 4–2 compressors and error recovery modules. IEEE Embed Syst Lett 10(1):6–9

    Article  Google Scholar 

  5. Kong T, Li S (2021) Design and analysis of approximate 4–2 compressors for high-accuracy multipliers. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 29(10):1771–1781

  6. Lin CH, Lin C (2013) High accuracy approximate multiplier with error correction. In: Proc IEEE 31st International Conference on Computer Design (ICCD). IEEE, pp 33–38

  7. Momeni A, Han J, Montuschi P, Lombardi F (2014) Design and analysis of approximate compressors for multiplication. IEEE Trans Comput 64(4):984–994

    Article  MathSciNet  Google Scholar 

  8. Rabaey JM, Chandrakasan AP, Nikolić B (2003) Digital integrated circuits: a design perspective, vol 7. Pearson education Upper Saddle River, NJ

    Google Scholar 

  9. Sabetzadeh F, Moaiyeri MH, Ahmadinejad M (2019) A majority-based imprecise multiplier for ultra-efficient approximate image multiplication. IEEE Trans Circuits Syst I Regul Pap 66(11):4200–4208

    Article  Google Scholar 

  10. Shirinabadi Farahani S, Reshadinezhad MR (2019) A new twelve-transistor approximate 4: 2 compressor in cntfet technology. Int J Electron 106(5):691–706

    Article  Google Scholar 

  11. Strollo AGM, Napoli E, De Caro D, Petra N, Di Meo G (2020) Comparison and extension of approximate 4–2 compressors for low-power approximate multipliers. IEEE Trans Circuits Syst I Regul Pap 67(9):3021–3034

    Article  MathSciNet  Google Scholar 

  12. Venkatachalam S, Ko SB (2017) Design of power and area efficient approximate multipliers. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 25(5):1782–1786

  13. Weste NH, Harris D (2015) CMOS VLSI design: a circuits and systems perspective. Pearson Education India

  14. Yang Z, Han J, Lombardi F (2015) Approximate compressors for error-resilient multiplier design. In: Proc IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFTS). IEEE, pp 183–186

  15. Yi X, Pei H, Zhang Z, Zhou H, He Y (2019) Design of an energy-efficient approximate compressor for error-resilient multiplications. In: Proc IEEE International Symposium on Circuits and Systems (ISCAS). IEEE, pp 1–5

Download references

Author information

Authors and Affiliations

  1. Department of ECE, Gokaraju Rangaraju Institute of Engineering & Technology, Hyderabad, India

    Chinthalgiri Jyothi & Sreehari Veeramachaneni

  2. Dr. MCET Pollachi, Coimbatore, India

    K. Saranya

  3. Department of ECE, GVP College of Engineering (A), Visakhapatnam, India

    Bhaskara Rao Jammu

  4. Department of CSE, IIITDM Kancheepuram, Chennai, India

    SK Noor Mahammad

Authors
  1. Chinthalgiri Jyothi
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. K. Saranya
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Bhaskara Rao Jammu
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. Sreehari Veeramachaneni
    View author publications

    You can also search for this author in PubMed Google Scholar

  5. SK Noor Mahammad
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Bhaskara Rao Jammu.

Ethics declarations

Conflicts of Interest

The authors declare that they have no conflict of interest.

Additional information

Responsible Editor: S. T. Chakradhar

Publisher’s Note

Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Rights and permissions

Springer Nature or its licensor holds exclusive rights to this article under a publishing agreement with the author(s) or other rightsholder(s); author self-archiving of the accepted manuscript version of this article is solely governed by the terms of such publishing agreement and applicable law.

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Jyothi, C., Saranya, K., Jammu, B.R. et al. A New Approximate 4-2 Compressor using Merged Sum and Carry. J Electron Test 38, 381–394 (2022). https://doi.org/10.1007/s10836-022-06019-6

Download citation

  • Received:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s10836-022-06019-6

Keywords

Search

Navigation