Skip to main content
SpringerLink
Log in

Network-on-Chip and Photonic Network-on-Chip Basic Concepts: A Survey

  • Published:
Journal of Electronic Testing Aims and scope Submit manuscript

Abstract

Network-on-Chip (NoC) is one of the basic chip designs with advantages and challenges especially when the number of transistors increases and the data transfer rate across network is important. For these reasons, Photonic Network-on-Chip was proposed. These networks are important for intra chip communication. The data transfer with photonics between devices with long distance on the chip without any transfer rate loss is one of the most important advantages of Photonic Network-on-Chip. This paper reviews basic and fundamental concepts of Network-on-Chip and Photonic Network-on-Chip to understand their key points of designs and rules for implementation.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10
Fig. 11
Fig. 12
Fig. 13
Fig. 14
Fig. 15
Fig. 16

Similar content being viewed by others

Data Availability Statement

The datasets generated during and/or analyzed during the current study are available from the corresponding author on reasonable request.

References

  1. Achballah AB, Ben Saoud S (2007) On network-on-chip comparison. In: Proc. 10th Euromicro Conf. on Digital System Design Architectures, Methods and Tools. pp 503–510

  2. Agarwal A, Shankar R (2009) Survey of Network on Chip (NoC) architectures & contributions. J Eng Comp Arch 3(1)

  3. Asadi B, Reshadi M (2016) Photonic Network-on-Chip: A Survey. International Journal of Computer Science and Information Security (IJCSIS) 14(11):786–792

    Google Scholar 

  4. Asadi B, Reshadi M, Khademzadeh A (2017) A routing algorithm for reducing optical loss in photonic Network-on-Chip. Photonic Netw Commun 34(1):52–62

    Article  Google Scholar 

  5. Beausoleil RG, Kuekes PJ, Sinder GS, Wang SY, Stanley R (2008) Nanoelectronic and Nanophotonic Interconnect. Proc IEEE 96(2):230–247

    Google Scholar 

  6. Ben Achballah A, Ben Saoud S (2013) A Survey of Network-on-Chip Tools. Int J Adv Comput Sci Appl 4(9):61–67

    Google Scholar 

  7. Benini L, Micheli GD (2002) Networks on chips: A new SoC paradigm. Computer 35(1):70–78

    Article  Google Scholar 

  8. Bergmen K, Carloni LP, Biberman A, Chan J, Hendry G (2014) Photonic network-on-chip Design. Springer

  9. Bjerregaard T, Mahadevan S (2006) A survey of research and practices of network-on-chip. ACM Comp Surv 38(1):1–51

    Article  Google Scholar 

  10. Borkar S (2007) thousand core chips: a technology perspective. In: Proc. 44th ACM/IEEE Design Automation Conf. pp 746–749

  11. Campobello G, Castano M, Ciofi C, Mangano D (2006) GALS networks on chip: A new solution for asynchronous delay-insensitive links. In: Proc. Design, Automation and Test in Europe Conf. pp 160–165

  12. Chan J, Hendry G, Bergman K, Carloni LP (2011) Physical-Layer Modeling and System-Level Design of Chip-Scale Photonic Interconnection Networks. IEEE Transaction on Computer-Aided Design of Integrated Circuit and Systems 30(10):1507–1520

    Article  Google Scholar 

  13. Chan JW (2012) Architectural exploration and design methodologies of photonic interconnection networks. PhD Dissertation, Columbia University, New York, USA

  14. Chen J, Gillard P, Li C (2011) Network-on-Chip (NoC) topologies and performance: A review. https://www.semanticscholar.org/, Corpus ID: 102342317

  15. Chiu G-M (2000) The odd-even turn model for adaptive routing. IEEE Trans Parallel Distrib Syst 11(7):729–738

    Article  Google Scholar 

  16. Enright Jerger ND, Peh L-S (2009) On-chip networks. Synthesis lectures on computer architecture. https://doi.org/10.2200/S00209ED1V01Y200907CAC008

  17. Guerrier P, Greiner A (2000) A generic architecture for on-chip packet-switched interconnections. In: Proc. Design, Automation and Test in Europe Conf. pp 250–256

  18. Hatamirad M, Reza A, Shabani H, Niazmand B, Reshadi M (2012) Loss-Aware Router Design Approach for Dimension-Ordered Routing Algorithms in photonic Networks-on-Chip. International Journal of Computer Science Issues 9(1):337–345

    Google Scholar 

  19. Hendry G, Kamil S, Biberman A, Chan J, Lee BG, Mohiyuddin M, Bergman K, Carloni LP, Oliker L, Shalf J (2009) Analysis of photonic networks for a chip multiprocessor using scientific applications. In: Proc. 3rd ACM/IEEE International Symposium on Networks-on-Chip. La Jolla, CA, USA, pp 104–113. https://doi.org/10.1109/NOCS.2009.5071458

  20. Hendry G, Robinson E, Gleyzer V, Chan J, Carloni L, Bliss N (2010) Circuit-switched memory access in photonic interconnection networks for high-performance embedded computing. In: Proc. ACM/IEEE International Conference for High Performance Computing, Networking, Storage and Analysis. New Orleans, LA, USA, pp 1–12

  21. Hendry G, Robinsonet E, Gleyzer V, Chan J, Carloni LP, Bliss N, Bergmen K (2011) Time-division-multiplexed arbitration in silicon nanophotonic networks-on-chip for high-performance chip multiprocessors. J Parallel Distrib Comput 71(5):641–650

    Article  Google Scholar 

  22. Hendry GR (2011) Architectures and Design Automation for Photonic Networks on Chip, Columbia University

  23. Kachris C, Bergman K, Tomkos I (2012) Optical Interconnects for Future Data Center Networks, Springer New York Heidelberg Dordrecht London

  24. Kachris C, Tomkos I (2012) A Survey on Optical Interconnects for Data Centers. IEEE Comm Surveys Tutorials 14(4)

  25. Krasteva YE, de la Torre E, Riesgo T (2010) Reconfigurable networks on chip: DRNoC architecture. J Syst Arch: the EUROMICRO Journal 56(7):293–302

    Article  Google Scholar 

  26. Micheli GD, Seiculescu C, Murali S, Benini L (2010) Networks on chips: From research to products. In: Proc. Design Automation Conf. pp 300–305

  27. Min R, Ji R, Chen Q, Zhang L, Yang L (2012) A universal method for constructing N-port nonblocking optical router for photonic networks-on-chip. J Light Technol 30(23):3736–3741

    Article  Google Scholar 

  28. Mo KH, Ye Y, Wu X, Zhang W, Liu W, Xu J (2010) A hierarchical hybrid optical-electronic network-on-chip. In: Proc. IEEE Computer Society Annual Symposium on VLSI. Lixouri, Greece, pp 327–332

  29. Moadeli M (2010) Quarc: An Architecture for Effcient On-Chip Communication, PhD Thesis, University of Glasgow

  30. Nikdast M, Xu J (2007) Crosstalk noise and Loss Analysis Platform (CLAP). Hong Kong Univ Sci Technol 1–17. http://www.ece.ust.hk/~eexu/CLAP.html

  31. Pan Y, Kumar P, Kim J, Memik G, Zhang Y, Choudhary A (2009) Firefly: Illuminating future network-on-chip with nanophotonics. In: Proc. 36th Annual Symposium on Computer Architecture. Austin, Texas, USA, pp 429–440

  32. Petracca M, Bergman K, Carloni LP (2008) Photonic network-on-chip: Opportunities and challenges. IEEE Int Symp Circuits Syst pp 2789–2792

  33. Rahimi A, Salehi ME, Mohammadi S, Fakhraie SM, Azarpeyvand A (2010) Energy/throughput trade-off in a fully asynchronous NoC for GALS-based MPSoC architectures. In: Proc. IEEE International Conf. on Design & Technology of Integrated Systems in Nanoscale Era. Hammamet, Tunisia, pp 1–6

  34. Salminen E, Kulmala A, Hamalainin TD (2008) Survey of network-on-chip proposals. OCP-IP White Paper pp 1–13

  35. Seiculescu C, Murali S, Benini L, De Micheli G (2009) SunFloor 3D: A tool for networks on chip topology synthesis for 3D systems on chips. In: Proc. Design, Automation and Test in Europe Conf. and Exhibition. pp 9–14

  36. Shacham A, Bergman K, Carloni LP (2007) On the design of a photonic network-on-chip. In: Proc. First International Symposium on Networks-on-Chip (NOCS'07). Princeton, NJ, USA, pp 53–64

  37. Shacham A, Bergmen K, Carloni LP (2008) Photonic network-on-chip for future generations of chip multiprocessors. IEEE Trans Comput 57(9):1246–1260

    Article  MathSciNet  Google Scholar 

  38. Shacham A, Lee BG, Chen Q, Carloni LP (2007) Photonic NoC for DMA communications in chip multiprocessors. 15th Annual IEEE Symposium on High-Performance Interconnects (HOTI 2007). Stanford, CA, USA, pp 29–38

    Google Scholar 

  39. Singh A (2005) Load-balanced routing in interconnection networks. PhD Dissertation, Stanford University, Palo Alto, CA, USA

  40. Tsai W-C, Lan Y-C, Hu YH, Chen S-J (2012) Networks on chips: Structure and design methodologies. J Electr Comp Eng. https://doi.org/10.1155/2012/509465

  41. Vaidya AS, Sivasubramaniam A, Das CR (2001) Impact of virtual channels and adaptive routing on application performance. IEEE Trans Parallel Distrib Syst 12(2):223–237

    Article  Google Scholar 

  42. Vangal SR, Howard J, Ruhl G, Dighe S, Wilson H, Tschanz J (2008) An 80-Tile Sub-100-W TeraFLOPS Processor in 65-nm CMOS. IEEE J Solid-State Circuits 43(1):29–41

    Article  Google Scholar 

  43. Wu X, Gopalan P (2010) Xilinx Next Generation 28 nm FPGA Technology Overview Available at www.xilinx.com/support/documentation/white_papers/wp312_Next_Gen_28_nm_Overview.pdf

  44. Xie Y, Nikdast M, Xu J, Zhang W, Li Q, Wu X, Ye Y, Wang X, Liu W (2010) Crosstalk noise and bit error rate analysis for optical network-on-chip. In: Proc. Design Automation Conf. (DAC). Anaheim, CA, USA, pp 657–660

  45. Xie Y, Song T, Zhang Z, He C, Li J, Xu C, Nikdast M, Xu J, Wu X, Zhang W, Ye Y, Wang X, Wang Z, Liu W (2012) Formal worst-case analysis of crosstalk noise in mesh-based optical Networks-on-Chip. IEEE Trans Very Large Scale Integr VLSI Syst 34(15):3550–3562

    Google Scholar 

  46. Xie Y, Vijaykrishnan N, Das C (2009) Three-dimensional network-on-chip architecture. In: Xie Y, Cong J, Sapatnekar S (eds) Three dimensional integrated circuit design, Springer, pp 189–217

  47. Zarkesh-Ha P, Beaerra GBP, Forrest S (2010) Hybrid network on chip (HNoC): Local buses with a global mesh architecture. In: Proc. ACM/IEEE International Workshop on System Level Interconnect Prediction. pp 9–14

Download references

Author information

Authors and Affiliations

  1. Department of Computer Engineering, Ghiaseddin Jamshid Kashani University, Qazvin, Abyek, Andisheh University Town, Danesh Blvd, Abyek City, Qazvin, I.R., Iran

    Bahareh Asadi

  2. Department of Statistics, Faculty of Physical Sciences, Shah Abdul Latif University Kharipur, Sindh, Pakistan

    Syed Maqsood Zia

  3. Department of Biomedical Engineering, Al-Mustaqbal University College, Hillah, Babil, 51001, Iraq

    Hamza Mohammed Ridha Al-Khafaji

  4. Department of Computer Engineering, Ilkhchi Branch, Islamic Azad University, Ilkhchi, Iran

    Asghar Mohamadian

Authors
  1. Bahareh Asadi
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Syed Maqsood Zia
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Hamza Mohammed Ridha Al-Khafaji
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. Asghar Mohamadian
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Bahareh Asadi.

Ethics declarations

Conflict of Interest

The authors declare that they have no competing interests.

Additional information

Responsible Editor: V. D. Agrawal

Publisher's Note

Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Rights and permissions

Springer Nature or its licensor (e.g. a society or other partner) holds exclusive rights to this article under a publishing agreement with the author(s) or other rightsholder(s); author self-archiving of the accepted manuscript version of this article is solely governed by the terms of such publishing agreement and applicable law.

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Asadi, B., Zia, S.M., Al-Khafaji, H.M.R. et al. Network-on-Chip and Photonic Network-on-Chip Basic Concepts: A Survey. J Electron Test 39, 11–25 (2023). https://doi.org/10.1007/s10836-023-06046-x

Download citation

  • Received:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s10836-023-06046-x

Keywords

Search

Navigation