Skip to main content
Springer Nature Link
Log in

Dynamic Time-slice Scaling for Addressing OS Problems Incurred by Main Memory DVFS in Intelligent System

  • Published:
Mobile Networks and Applications Aims and scope Submit manuscript

Abstract

Main memory dynamic voltage and frequency scaling (DVFS) has been proposed recently for improving energy efficiency further. However, recent work overlook the operating systems (OS) problems incurred by it, such as unpredictable performance decreasing, unfair performance sharing and priority inversion, which may render performance analysis, optimization and isolation extremely difficult. In this paper, we analyze the OS problems incurred by memory DVFS in detail firstly, and propose dynamic time-slice scaling (DTS) to address these problems, where allocating each thread a time-slice according to threads’ memory accessing behavior and memory frequency. Our paper has three main contributions: 1) we analyze the OS problems incurred by the newly approach of memory active low-power modes, the first work paying attention to the effect of up-to-date DVFS memory architecture; 2) performance decrease is more predictable and share is more fairness through adjusting time-slice; 3) priority inversion is solved with starvation forbidden. Simulation results show that the proposed methods can substantially reduce unpredictable performance degradation, improve fairness of performance sharing and solve the priority inversion.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Subscribe and save

Springer+ Basic
$34.99 /Month
  • Get 10 units per month
  • Download Article/Chapter or eBook
  • 1 Unit = 1 Article or 1 Chapter
  • Cancel anytime
Subscribe now

Buy Now

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8

Similar content being viewed by others

References

  1. Barroso LA, Holzle U (2009) The datacenter as a computer: an introduction to the design of warehouse-scale machines, Synthesis Lectures on Computer Architecture

  2. Lefurgy C, Rajamani K, Rawson F, Felter W, Kistler M, Keller TW (2003) Energy management for commercial servers. IEEE Comput 36:12

    Article  Google Scholar 

  3. Lim K, Chang J, Mudge T, Ranganathan P, Reinhardt SK, Wenisch TF (2009) Disaggregated Memory for Expansion and Sharing in Blade Servers. In: ISCA

  4. Ware M, Rajamani K, Floyd M, Brock B, Rubio J, Rawson F, Carter J (2010) Architecting for power management: the IBM POWER7 approach. In: HPCA

  5. Delaluz V, Kandemir M, Vijaykrishnan N, Sivasubramaniam A, Irwin MJ (2001) Hardware and software techniques for controlling DRAM power modes. IEEE Trans Comput 50:11

    Article  Google Scholar 

  6. Fan X, Ellis C, Lebeck A (2001) Memory controller policies for DRAM power management. In: Proceedings of the international symposium on low-power electronics and design

  7. Huang H, Pillai P, Shin KG (2003) Design and implementation of power-aware virtual memory. In: Proceedings of the USENIX annual technical conference

  8. Lebeck AR, Fan X, Zeng H, Ellis C (2000) Power aware page allocation: ASPLOS ’00: architectural support for programming languages and operating systems

  9. Li X, Li Z, David FM, Zhou P, Zhou Y, Adve SV, Kumar S (2004) Performance-directed energy management for main memory and disks. In: Proceedings of the 11th international conference on architectural support for programming languages and operating systems

  10. Pandey V, Jiang W, Zhou Y, Bianchini R (2006) DMA-aware memory energy management, HPCA ’06: high-performance computer architecture

  11. Crisp R (1997) Direct rambus technology: the new main memory standard, IEEE Micro

  12. Ahn JH, Jouppi NP, Kozyrakis C, Leverich J, Schreiber RS (2009) Future scaling of processor-memory interfaces, SC ’09 - super computing

  13. Zheng H, Lin J, Zhang Z, Gorbatov E, David H, Zhu Z (2008) Mini-rank: adaptive DRAM architecture for improving memory power efficiency, MICRO ’08: symposium on microarchitecture

  14. Udipi AN, Muralimanohar N, Chatterjee N, Balasubramo-nian R, Davis A, Jouppi NP (2010) Rethinking DRAM design and organization for energy-constrained multi-cores, ISCA’10: international symposium on computer architecture

  15. David H, Fallin C, Gorbatov E, Hanebutte UR, Mutlu O (2011) Memory power management via dynamic voltage, Frequency Scaling. In: ICAC

  16. Deng Q, Meisner D, Ramos L, Wenisch TF, Bianchini R (2011) MemScale: active low-power modes for main memory. In: ASPLOS

  17. Jia G, Li X, Wang C, Zhou X, Zhu Z (2012) Memory affinity: balancing performance, power, thermal and fairness for multi-core systems. IEEE Conference on Cluster Computing, Beijing

    Google Scholar 

  18. Li X, Jia G, Wang C, Zhou X, Zhu Z (2013) A scheduling of periodically active rank of DRAM to optimize power efficiency, First workshop on highly-reliable power-efficient embedded design (HARSH) in conjunction with HPCA’13

  19. Barroso LA, Holzle U (2007) The case for energy-proportional computing. IEEE Comput 40(12):33C37

    Article  Google Scholar 

  20. Jia G, Li X, Wang C, Zhou X, Zhu Z (2012) DTS: using dynamic time-slice scaling to address the os problem incurred by DVFS, The 2012 international workshop on power and QoS aware computing (PQoSCom’12) in conjunction with IEEE Cluster’12

  21. JEDEC DDR3 SDRAM Standard (2009)

  22. Micron. 1Gb: x4 x8 x16 DDR3 SDRAM (2006)

  23. Binkert N, Dreslinski R, Hsu L, Lim K, Saidi aG, Reinhardt S (2006) The M5 simulator: modeling networked systems. IEEE Micro 26(4):52C60

    Article  Google Scholar 

  24. Micron, Calculating Memory System Power for DDR3 (2007)

  25. Han G, Shu L, Khan Pathan A-S, Rodrigues J, Mellouk A (2013) Wireless sensor networks based on environmental energy harvesting. Int J Distrib Sensor Netw 2013

  26. Han G, Shu L, Ma J, Park JH, Ni J (2010) Power-aware and reliable sensor selection based on trust for wireless sensor networks. J Commun 5(1):23–30

    Article  Google Scholar 

Download references

Acknowledgments

This work was supported by Qing Lan Project, the National Science Foundation of China under grants (No. 61272131, No. 61202053, No. 61003077, No. 61100193). Zhejiang provincial Natural Science Foundation (No. LQ14F020011). Jiangsu provincial Natural Science Foundation (No. SBK201240198) and Jiangsu production-teaching-research joint innovation project (No.BY2009128).

Author information

Authors and Affiliations

  1. Department of Computer Science, Hangzhou Dianzi University, Hangzhou, China

    Gangyong Jia

  2. Department of Information and Communication Systems, Hohai University, Changzhou, China

    Guangjie Han & Jinfang Jiang

  3. School of Electrical Engineering, Heilongjiang University, Harbin, China

    Aohan Li

Authors
  1. Gangyong Jia
    View author publications

    You can also search for this author inPubMed Google Scholar

  2. Guangjie Han
    View author publications

    You can also search for this author inPubMed Google Scholar

  3. Jinfang Jiang
    View author publications

    You can also search for this author inPubMed Google Scholar

  4. Aohan Li
    View author publications

    You can also search for this author inPubMed Google Scholar

Corresponding author

Correspondence to Guangjie Han.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Jia, G., Han, G., Jiang, J. et al. Dynamic Time-slice Scaling for Addressing OS Problems Incurred by Main Memory DVFS in Intelligent System. Mobile Netw Appl 20, 157–168 (2015). https://doi.org/10.1007/s11036-015-0587-2

Download citation

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s11036-015-0587-2

Keywords