Skip to main content

Advertisement

Springer Nature Link
Log in

SWIFT: A Computationally-Intensive DSP Architecture for Communication Applications

  • Published:
Mobile Networks and Applications Aims and scope Submit manuscript

Abstract

This paper presents SWIFT, a computationally intensive DSP Architecture for communication applications. We introduce the VLIW feature and SIMD capability of SWIFT, and the vector register file, store buffer, multi-banked memories as well. Then, the structure of nine stages pipeline with powerful bypass logics is disclosed. Finally, the hardware implementation of SWIFT is shown. In SWIFT, computation, data access and control operation can be handled orthogonally. With the efficient SIMD feature, multi-accessible local data memories, and the fine-tuned VLIW instructions, it is possible to achieve high utilization of the DSP datapath in SWIFT.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Subscribe and save

Springer+ Basic
$34.99 /Month
  • Get 10 units per month
  • Download Article/Chapter or eBook
  • 1 Unit = 1 Article or 1 Chapter
  • Cancel anytime
Subscribe now

Buy Now

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10
Fig. 11

Similar content being viewed by others

References

  1. Mitola J (1995) The software radio architecture. IEEE Commun Mag 33(5):26–38

    Article  Google Scholar 

  2. Lin Y, Lee H, Woh M et al (2007) SODA: a high-performance DSP architecture for software-defined radio. IEEE Micro 27(1):114–123

    Article  Google Scholar 

  3. Woh M, Lin Y, Seo S et al (2008) From SODA to scotch: the evolution of a wireless baseband processor. In: Proceedings of the 41st annual IEEE/ACM international symposium on microarchitecture, pp 152–163

  4. Woh M, Seo S, Mahlke S et al (2009) AnySP: anytime anywhere anyway signal processing. In: Proceedings of the 36th annual international symposium on Computer architecture (ISCA ’09), pp 128–139

  5. Borkar S, Chien A (2011) The future of microprocessors. ACM Commun 54(5):67–77

    Article  Google Scholar 

  6. Wolf O, Bier J (1998) StarCore launches first architecture. Microprocess Rep 12(14):1–4

    Google Scholar 

  7. Fridman J, Greenfield Z (2000) The TigerSHARC DSP architecture. IEEE Micro 20(1):66–76

    Article  Google Scholar 

  8. Turley J, Hakkarainen H (1997) TI’s new ’C6x DSP screams at 1,600 MIPS. Microprocess Rep 11(2):1–4

    Google Scholar 

  9. Lee H, Lin Y, Harel Y et al (2005) Software defined radio - a high performance embedded challenge. In: Proceedings of the 2005 international conference on high performance embedded architectures and compilers (HiPEAC)

  10. Diefendorff K, Dubey P, Hochsprung R, Scales H (2000) AltiVec extension to powerpc accelerates media processing. IEEE Micro 20(2):85–95

    Article  Google Scholar 

  11. Kumura T, Ikekawa M, Yoshida M, Kuroda I (2002) VLIW DSP for mobile applications. IEEE Signal Process Mag 10–21

  12. Talla D, John L, Burger D (2003) Bottlenecks in multimedia processing with SIMD style extensions and architectural enhancements. IEEE Trans Comput 52(8):1015–1031

    Article  Google Scholar 

  13. Talla D (2001) Architectural techniques to accelerate multimedia applications on general-purpose processors. PhD dissertation Dept Electric Comput Eng Univ Texas

  14. Alvarez M, Salami E, Ramirez A, Valero M (2007) Performance impact of unaligned memory operations in SIMD extensions for video codec applications. In: Proceedings of the IEEE international symposium on performance analysis of systems & software, pp 62–71

  15. Boggs D, Baktha A (2004) The microarchitecture of the intel pentium 4 processor on 90nm technology. Intel Technol J 8(1):7–23

    Google Scholar 

  16. Fridman J (1999) Data alignment for sub-word parallelism in DSP. In: Proceedings of the IEEE workshop on signal processing systems SiPS, pp 251–260

  17. Lcibson S, Sanghavi H (2004) Building a multi-issue vector DSP with configurable-processor technology. Proceedings of GSPX

  18. Berkel C (2005) Vector processing as an enabler for software-defined radio in handheld devices. EURASIP J Appl Signal Process

  19. Williston K (2009) CEV: a DSP does LTE in software. DSP DesignLine

Download references

Author information

Authors and Affiliations

  1. College of Electronics and Information Engineering, Tongji University, 201804, Shanghai, China

    Haoqi Ren, Zhifeng Zhang & Jun Wu

Authors
  1. Haoqi Ren
    View author publications

    You can also search for this author inPubMed Google Scholar

  2. Zhifeng Zhang
    View author publications

    You can also search for this author inPubMed Google Scholar

  3. Jun Wu
    View author publications

    You can also search for this author inPubMed Google Scholar

Corresponding author

Correspondence to Zhifeng Zhang.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Ren, H., Zhang, Z. & Wu, J. SWIFT: A Computationally-Intensive DSP Architecture for Communication Applications. Mobile Netw Appl 21, 974–982 (2016). https://doi.org/10.1007/s11036-016-0717-5

Download citation

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s11036-016-0717-5

Keywords