Abstract
Demand for mobile video applications is growing today in wireless handheld platforms. Optimizing instruction set architectures and employing SIMD techniques is a logical approach towards attaining higher performance in mobile multimedia applications. Intel® Wireless MMX™ technology has been designed to accelerate mobile multimedia and applications processing in a power efficient manner. This paper provides an overview of Intel® Wireless MMX™ technology, a 64-bit Single Instruction Multiple Data (SIMD) coprocessor for the Intel® XScale® microarchitecture, and the key features of the architecture that specifically enhance the multi-media performance. Tools and techniques for optimization are also described.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
Alex Peleg and Uri Weiser, “MMX Technology Extension to Intel Architecture”, IEEE Micro, 16(4): 42–50, Aug. 1996.
Keith Diendroff, “Pentium III = Pentium II+ SSE”, Micro Processors Report, 13(3): 6–11, March, 1999.
Lee, Ruby, “Subword Parallelism in MAX-2”, IEEE Micro, 16(4), 51–59, Aug. 1996
Tremblay, Marc, et al. “VIS Speeds Media Processing”, IEEE Micro, 16(4): 10–20, Aug. 1996.
Weiser, Uri, et al., “The Complete Guide to MMX™ Technology”, Mcgraw-Hill, 1997, ISBN 0-07-006192-0.
Khan, M. H, Paver, N. C., Aldrich, B. A. and Hux, A. “Optimization Techniques for Mobile Graphics and Gaming Applications using Intel® Wireless MMX™ Technology”, GSP 2004
Paver, N. C. et al. “Accelerating Mobile Video with Intel® Wireless MMXTM Technology”, IEEE Workshop on Signal Processing Systems (SIPS), Aug 27–29, 2003.
Paver, N. C. et al. “Intel® Wireless MMX(TM) Technology: A 64-Bit SIMD Architecture for Mobile Multimedia”, International Conference on Acoustics, Speech, and Signal Processing (ICASSP), 2003.
Paver, Nigel C., Bradley C. Aldrich and Moinul H. Khan, Programming with Intel® Wireless MMX™ Technology: A Developer’s Guide to Mobile Multimedia Applications, Hillsboro, OR: Intel Press, 2004.
Aldrich, B. A, Paver N. C, Khan, M. H. and Emmons, C.D., “A Spatial Clustering Approach for Reduced Memory Traffic in Motion Estimation using Intel Wireless MMX™ Technology”, 8th World Multiconference on Systemics, Cybernetics and Informatics (SCI 2004), July 2004
Intel XScale(R) Core Developer’s Manual, http://www.intel.com/design/intelxscale/273473.htm
Kuhn, Peter, “Algorithms, Complexity Analysis and VLSI Architectures for MPEG-4 Motion Estimation”, Kluwer Academic Press, ISBN 0-7923-8516-0
Seal, David “Advanced RISC Machines Architecture Reference Manual”, Prentice Hall, 1996. ISBN 0-201-73719-1
Furber, S. B., “ARM System-on-Chip Architecture”, Addison Wesley, 2000. ISBN 0-201-67519-6.
“Integrated Performance Primitive”, http://intel.com/software/products/ipp/
“MPEG4 Overview (V.21)”, Edited by Rob Konen, ISO/IEC JTC1/SC29/WG11 N4668.
International Organization for Standardization. “SO/IEC JTC1/SC29/WG11N1902 14496-2 Committee Draft (MPEG-4).” November 1997.
http://www.arm.com/aboutarm/55CE4Z/$File/ARM_Architecture.pdf
IUT-T Recommendation H.263: “Video Coding for Low Bitrate Communication”, Geneve, 1996
http://developer.intel.com/design/pca/prodbref/253820.htm Taylor, Stewart. 2004. Intel® Integrated Performance Primitives: How to Optimize Software Applications Using Intel® IPP, Intel Press
Author information
Authors and Affiliations
Corresponding authors
Additional information
Nigel C. Paver has 13 years experience with the ARM architecture, and in the Intel PCA Components group in Austin, Texas, he is responsible for the architecture and implementation of multimedia coprocessors for the Intel XScale micro-architecture. He is also involved in product architecture and definition of Intel PCA processors. Before Intel, Nigel was one of the lead designers of the early AMULET asynchronous ARM microprocessors at the University of Manchester. He was also vice president in a startup company which used asynchronous design techniques to produce a low-power asynchronous DSP core. Nigel holds a Master of Science degree and Ph.D. in computer science from the University of Manchester and a Bachelor of Science degree in electronics from UMIST.
Moinul Khan is a multimedia product architect at Intel Corporation PCA Components group. He is responsible PCA graphics and security architecture. His research interests are virtual prototyping, signal processing algorithms and architecture and communications networking. Before joining Intel he was a technology specialist and founding member of a startup at ATDC, Georgia. He worked on his doctoral research at Georgia Center for Advanced Telecommunications Technology at Georgia Institute of Technology. He received his B. Tech form Indian Institute of Technology and MSEE from Georgia Tech. He also worked as a research member for Canadian Institute for Telecommunications Research and Bell Communications Laboratories.
Bradley C. Aldrich joined Intel in 1997 where he is currently an architect within the PCA Components Group. His current work includes the development of coprocessor instruction support in addition to image capture and display technologies for XScale based application processors. He was previously a member of the Intel/Analog Devices joint development architecture team responsible for video enhancements for the Micro Signal Architecture. Prior to that he was a video system architect in Intel’s Digital Imaging and Video Division working on CMOS sensors, still cameras, and tethered PC based video peripherals. He has also worked as a device engineer for Motorola and as a test engineer for Tektronix. He received a BSEE in 1988 and MSEE in 1994 from the University of Texas at San Antonio.
Rights and permissions
About this article
Cite this article
Paver, N.C., Khan, M.H. & Aldrich, B.C. Optimizing mobile multimedia using SIMD techniques. Multimed Tools Appl 28, 221–238 (2006). https://doi.org/10.1007/s11042-006-6144-z
Issue Date:
DOI: https://doi.org/10.1007/s11042-006-6144-z