Skip to main content
Log in

Implementation of MAC-based RTL module for Inverse DCT in H.264/AVC

  • Published:
Multimedia Tools and Applications Aims and scope Submit manuscript

Abstract

In this paper, we implemented the MAC-based RTL module for inverse DCT in H.264/AVC to improve applicability, to reduce processing time and utilize resources. The paper highlights design of FU architecture, its interconnection topology, regular formula of inverse DCT and array processor mapping as well as MAC-based RTL module constructing. Multi-directional FUA and FPGA were presented along with an evaluated performance and simulation result. Hence, the paper encompasses design of single FU that was verified with the performance test at maximum frequency 200 MHz; the designed 4-by-4 FUA operates over 100 MHz. The proposed multi-directional FU can be extended to n-by-n FUA that functionality can be extended to next video coding standard (H.265/HEVC).

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10
Fig. 11

Similar content being viewed by others

References

  1. Hallapuro A, Karczewicz M, Malvar H (2002) “Low Complexity Transform and Quantization-Part 1: Basic Implementation,” JVT doc. JVT-B038, Geneva, Feb

  2. ITU-T (2010) “Joint Collaborative Team on Video Coding,” ITU-T, May

  3. ITU-T (2010) “Documents of the first meeting of the JCT-VC—Dresden, Germany,” April

  4. Joint Video Team (JVT) Reference Software. Available : http://bs.hhi.de/~suehring/

  5. Joint Video Team (JVT) (2002) of ISO/IEC MPEG and ITU-T VCEG, “Advanced Video Coding (ITU-T Rec. H.264, ISO/IEC 14496-19 AVC),” doc JVT-F100, Dec

  6. Joint Video Team (JVT) (2003) of ISO/IEC MPEG and ITU-T VCEG, “Draft ITU-T Recommendation and Final Draft International Standard of Joint Video Specification (ITU-T Rec. H.264, ISO/IEC 14496019 AVC),” doc JVT-G050, Mar

  7. Kordasiewicz RC, Shirani S (2005) “ASIC and FPGA Implementations of H.264 DCT and Quantization Blocks,” in Proc. IEEE International Conference on Image Processing, pp 1020–1023, Sept

  8. Lee JS, Jeon YS, Sunwoo MH (2001) “Design of new DSP instructions and their hardware architecture for high-speed FFT,” in Proc. IEEE Workshop on Signal Processing Syst., pp 80–90, Sept

  9. Richardson IEG (2003) “H.264 and MPEG-4 Video Compression”, Wiley

  10. Richardson IEG (2004) “H.264/MPEG-4 Part 10 White Paper: Transform and Quantization,” May

  11. Texas Instruments (2006) “TMS320C64x + DSP Image/Video Processing Library Programmer’s Reference,” Literature number SPRUEB9, Mar

  12. Texas Instruments (2008) “TMS320C64x DSP Two-Level Internal Memory Reference Guide,” Literature number SPRU610C, Feb

  13. Xilinx Co. doc. (2007) “Vertex4 Family Overview,” Sep. Available: http://www.xilinx.com/

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Yoon-Ho Kim.

Rights and permissions

Reprints and permissions

About this article

Cite this article

Park, KH., Ju, WK. & Kim, YH. Implementation of MAC-based RTL module for Inverse DCT in H.264/AVC. Multimed Tools Appl 61, 213–224 (2012). https://doi.org/10.1007/s11042-011-0747-8

Download citation

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s11042-011-0747-8

Keywords

Navigation