Skip to main content
Springer Nature Link
Log in

Accelerating IP routing algorithm using graphics processing unit for high speed multimedia communication

  • Published:
Multimedia Tools and Applications Aims and scope Submit manuscript

Abstract

This paper presents a Graphics Processing Unit (GPU)-based implementation of a Bellman-Ford (BF) routing algorithm using NVIDIA’s Compute Unified Device Architecture (CUDA). In the proposed GPU-based approach, multiple threads run concurrently over numerous streaming processors in the GPU to dynamically update routing information. Instead of computing the individual vertex distances one-by-one, a number of threads concurrently update a larger number of vertex distances, and an individual vertex distance is represented in a single thread. This paper compares the performance of the GPU-based approach to an equivalent CPU implementation while varying the number of vertices. Experimental results show that the proposed GPU-based approach outperforms the equivalent sequential CPU implementation in terms of execution time by exploiting the massive parallelism inherent in the BF routing algorithm. In addition, the reduction in energy consumption (about 99 %) achieved by using the GPU is reflective of the overall merits of deploying GPUs across the entire landscape of IP routing for emerging multimedia communications.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Subscribe and save

Springer+ Basic
$34.99 /Month
  • Get 10 units per month
  • Download Article/Chapter or eBook
  • 1 Unit = 1 Article or 1 Chapter
  • Cancel anytime
Subscribe now

Buy Now

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10
Fig. 11
Fig. 12
Fig. 13

Similar content being viewed by others

References

  1. Bellman R (1958) On a routing problem. Q J Appl Math 16:87–90

    MATH  Google Scholar 

  2. Bhattacharya A, Wu W, Yang Z (2012) Quality of experience evaluation of voice communication: an affect-based approach. Human-centric Comput Inf Sci 2(7):1–18

    Google Scholar 

  3. Chang KD, Chen CY, Chen JL, Chao HC (2010) Challenges to next generation services in IP multimedia subsystem. J Inf Process Syst 6(2):129–146

    Article  Google Scholar 

  4. Chao J, Huang X, Wang X, Dang Y, Fu X (2011) Exploiting graphic processors for high performance IP lookup in software routers. IEEE INFOCOM, Shanghai, pp 301–305

  5. Chikkagoudar S, Wang K, Li M (2013) GENIE: a software package for gene-gene interaction analysis in genetic association studies using multiple GPU or CPU cores. BMC Res Note (20, 6). [online]: http://www.biomedcentral.com/1756-0500/4/158/figure/F1?highres=y

  6. Choi H, Son D, Kang S, Kim J, Lee H, Kim C (2013) An efficient scheduling scheme using estimated execution time for heterogeneous computing systems. J Supercomput 65(2):886–902

    Article  Google Scholar 

  7. Chorianopoulos K (2013) Collective intelligence within web video. Human-centric Comput Inf Sci 3(10):1–16

    Google Scholar 

  8. Divya Udayan J, Kim HS, Lee J, Kim JI (2013) Fractal based method on hardware acceleration for natural environments. J Converg 4(3):6–12

    Google Scholar 

  9. Dynamic Programming, Set 23, Geeksforgeeks (2013, 27, 7). [online]: http://www.geeksforgeeks.org/dynamic-programming-set-23-bellman-ford-algorithm/

  10. Gong C, Liu J, Chen H, Xie J, Gong Z (2011) Accelerating the Sweep3D for a graphic processor unit. J Inf Process Syst 7(1):63–74

    Article  Google Scholar 

  11. Harvey JP (2009) GPU acceleration of object classification algorithms using NVIDIA CUDA. Master thesis, Rochester Institute of Technology, pp 1–76

  12. Huang J, Ponce S, Park S, Cao Y, Quek F (2008) GPU accelerated computation for robust motion tracking using the CUDA framework. 5th International Conference on Visual Information Engineering, Xian, pp 1–6

  13. Kang K, Dang Y (2011) Scalable packet classification via GPU metaprogramming. Design, Automation and Test in Europe Conference and Exhibition, Grenoble, pp 1–4

  14. Lalami ME, El-Baz D, Boyer V (2011) Multi GPU implementation of the simplex algorithm. IEEE International Conference on High Performance Computing and Communications, Banff, pp 179–186

  15. Luebke D (2008) CUDA: scalable parallel programming for high performance scientific computing. 5th IEEE International Symposium on Biomedical Imaging From Nano to Macro, Paris, pp 836–838

  16. Mu S, Zhang X, Zhang N, Lu J, Deng Y, Zhang S (2010) IP routing processing with graphic processors. IEEE Design, Automation & Test in Europe Conference & Exhibition, Dresden, pp 93–98

  17. Nie DH, Han KP, Lee HS (2009) GPU-based stereo matching algorithm with the strategy of population-based incremental learning. J Inf Process Syst 5(2):105–116

    Article  Google Scholar 

  18. NVIDIA (2013) CUDA programming guide, CUDA driver, toolkit, and SDK code samples (08, 07). [online]: http://www.nvidia.com/object/cuda get.html

  19. Sharma MJ, Leung VCM (2012) IP multimedia subsystem authentication protocol in LTE-heterogeneous networks. Human-centric Comput Inf Sci 2(16):1–19

    Google Scholar 

  20. Shi L, Chen H, Sun J, Li K (2012) VCUDA: GPU-accelerated high-performance computing in virtual machines. IEEE Trans Comput 61(6):1–11

    Article  MathSciNet  Google Scholar 

  21. Tian Y, Zhou B, Zhang YT, Chan KW (2011) Investigation on the use of GPGPU for fast sparse matrix factorization. J Int Counc Electr Eng 1(1):116–122

    Article  Google Scholar 

  22. Truong TT, Tran MT, Duong AD (2012) Improvement of the more efficient & secure ID-based remote mutual authentication with key agreement scheme for mobile devices on ECC. J Converg 3(2):1–10

    Google Scholar 

  23. Tsai JC, Yen NY (2013) Cloud-empowered multimedia service: an automatic video storytelling tool. J Converg 4(3):13–19

    Google Scholar 

  24. Zhang Y, Deng Y, Chen Y (2011) Hermes: an integrated CPU/GPU microarchitecture for IP routing. IEEE Design Automation Conference, New York, pp 1044–1049

Download references

Acknowledgments

This work was supported by 2014 Research Funds of Hyundai Heavy Industries for University of Ulsan.

Author information

Authors and Affiliations

  1. School of Electrical Engineering, University of Ulsan, Bldg. #7, Room #308, 93 Daehak-ro Mugeo-dong, Nam-gu, Ulsan, 680-749, South Korea

    Jia Uddin, In-Kyu Jeong, Myeongsu Kang & Jong-Myon Kim

  2. School of Electronics and Computer Engineering, Chonnam National University, Gwangju, South Korea

    Cheol-Hong Kim

Authors
  1. Jia Uddin
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. In-Kyu Jeong
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Myeongsu Kang
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. Cheol-Hong Kim
    View author publications

    You can also search for this author in PubMed Google Scholar

  5. Jong-Myon Kim
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Jong-Myon Kim.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Uddin, J., Jeong, IK., Kang, M. et al. Accelerating IP routing algorithm using graphics processing unit for high speed multimedia communication. Multimed Tools Appl 75, 15365–15379 (2016). https://doi.org/10.1007/s11042-014-2013-3

Download citation

  • Received:

  • Revised:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s11042-014-2013-3

Keywords

Search

Navigation