Abstract
The most prominent issue relevant to the initiative multi-level inverters is how to provide a high-step staircase quasi-sinusoidal voltage against low switch numbers. This paper presents an innovative asymmetrical multi-level inverter structured by cascaded sub-multi-level inverter bonded to H-bridge inverter to unravel aforesaid issue. DC power sources of sub-multi-level inverters have been determined based on an especial exponential model to provide zero and positive steps, and so, negative steps can be achieved using H-bridge inverter bonded to cascaded sub-multi-level inverters. From viewpoint of harmonic components of high level output voltage, high order harmonics must be indispensability eliminated. Toward this subject, Rectangular Incision-Selective Harmonic Elimination-Pulse Width Modulation (RI-SHEPWM) along with fractional values of DC sources have been scheduled to be the fundamental approach aimed at elimination of twenty-ninth, thirty-first and thirty-fifth harmonics. In according to the nature of multi-objective state of the problem, executing the multi-objective optimization method isn’t avoidable. Due to high performance of Multi Objective Bees Algorithm (MOBA) to solve the non-linear objectives, the elimination of these harmonics is formulated by pertinent fitness functions utilizing MOBA. Putting it all together, the pertinent deductive analysis as well as both the simulation and experimental outcomes have transparently corroborated the capability of the held forth asymmetrical multi-level inverter. Meanwhile, elimination of all determined high-order harmonics i.e., twenty-ninth, thirty-first and thirty-fifth harmonics utilizing RI-SHEPWM based on MOBA has been approved.
Similar content being viewed by others
Explore related subjects
Discover the latest articles, news and stories from top researchers in related subjects.References
Amjad, A. M., & Salam, Z. (2014). A review of soft computing methods for harmonics elimination PWM for inverters in renewable energy conversion systems. Renewable and Sustainable Energy Reviews,33, 141–153.
Babaei, E. (2010). Optimal topologies for cascaded sub-multi-level converters. Journal of Power Electronics,10, 251–261.
Babaei, E., Alilu, S., & Laali, S. (2014a). A new general topology for cascaded multi-level inverters with reduced number of components based on developed H-bridge. IEEE Transactions on Industrial Electronics,61, 3932–3939.
Babaei, E., Hosseini, S. H., Gharehpetian, G. B., TarafdarHaque, M., & Sabahi, M. (2007). Reduction of dc voltage sources and switches in asymmetrical multi-level converters using a novel topology. Electric Power Systems Research,77, 1073–1085.
Babaei, E., Kangarlu, M. F., & Sabahi, M. (2014b). Extended multi-level converters: an attempt to reduce the number of independent DC voltage sources in cascaded multi-level converters. IET Power Electronics,7, 157–166.
Babaei, E., Kangarlu, M. F., Sabahi, M., & Pahlavani, M. R. A. (2013). Cascaded multi-level inverter using sub-multi-level cells. Electric Power Systems Research,96, 101–110.
Banaei, M. R., Oskuee, J. M. R., & Khounjahan, H. (2014). Reconfiguration of semi-cascaded multi-level inverter to improve systems performance parameters. IET Power Electronics,7, 1106–1112.
Banaei, M. R., & Salary, E. (2011a). Verification of new family for cascade multi-level inverters with reduction of components. Journal of Electrical Engineering and Technology,6, 245–254.
Banaei, M. R., & Salary, E. (2011b). Analysis of a generalized symmetrical multi-level inverter. Journal of Circuits, Systems and Computers,20, 1–13.
Banaei, M. R., & Salary, E. (2011c). New multi-level inverter with reduction of switches and gate driver. Energy Conversion and Management,52, 1129–1136.
Barakati, S., Bagel, L., & Berkouk, E. M. (2008). Boucherit Harmonic elimination in diode-clamped multi-level inverter using evolutionary algorithms. Electric Power Systems Research,78, 1736–1746.
Bose, B. K. (2009). Power electronics and motor drives recent progress and perspective. IEEE Transactions on Industrial Electronics,56, 581–588.
Chiasson, J. N., Tolbert, L. M., McKenzie, K. J., & Du, Z. (2003). Control of a multi-level converter using resultant theory. IEEE Transactions on Control Systems Technology,11, 345–354.
Du, Z., Tolbert, L. M., & Ozpineci, B. (2009). Fundamental frequency switching strategies of a seven-level hybrid cascaded H-bridge multi-level inverter. IEEE Transactions on Power Electronics,24, 25–33.
Enjeti, P. N., Ziogas, P. D., & Lindsay, J. F. (1990). Programmed PWM techniques to eliminate harmonics: A critical evaluation. IEEE Transactions on Industry Applications,26, 302–316.
Falehi, A. D. (2018). MOBA based design of FOPID–SSSC for load frequency control of interconnected multi-area power systems. Smart Structures and Systems,22(1), 81–94.
Falehi, A. D. (2019). Optimal fractional order BELBIC to ameliorate small signal stability of interconnected hybrid power system. Environmental Progress and Sustainable Energy. https://doi.org/10.1002/ep.13208.
Falehi, A. D., & Rafiee, M. (2017). Enhancement of DFIG-wind Turbine’s LVRT capability using novel DVR based odd-nary cascaded asymmetric multi-level inverter. Engineering Science and Technology, An Internatinal Journal,20, 805–824.
Falehi, A. D., & Rafiee, M. (2018a). Optimal control of novel fuel cell-based DVR using ANFISC-MOSSA to increase FRT capability of DFIG-wind turbine. Soft Computing. https://doi.org/10.1007/s00500-018-3312-9.
Falehi, A. D., & Rafiee, M. (2018b). Maximum efficiency of wind energy using novel dynamic voltage restorer for DFIG based Wind Turbine. Energy Reports,4, 308–322.
Franquelo, L. G., Rodriguez, J., Leon, J. I., Kouro, S., Portillo, R., & Prats, M. A. M. (2008). The age of multi-level converters arrives. IEEE Industrial Electronics Magazine,2, 28–39.
Franquelo, L. G., Rodriguez, J., Leon, J. I., Kouro, S., Portillo, R., & Prats, M. A. M. (2017). The age of multi-level converters arrives. Bulletin of the Polish Academy of Sciences Technical Sciences,65(5), 567–578.
Holmes, D. G., & Lipo, T. A. (2003). Pulse width modulation for power converters: Principles and practice (pp. 95–153). Piscataway: IEEE Press.
Konstantinou, G. S., Dahidah, M. S. A., & Agelidis, V. G. (2012). Solution trajectories for selective harmonic elimination pulse-width modulation for seven-level waveforms: Analysis and implementation. IET Power Electronics,5, 22–30.
Kouro, S., Rebolledo, J., & Rodriguez, J. (2007). Reduced switching-frequency-modulation algorithm f or high-power multi-level inverters. IEEE Transactions on Industrial Electronics,54, 2894–2901.
Liu, M., Hong, F., & Wang, C. (2013). A Novel flying-capacitor dual buck three-level inverter. In IEEE applied power electronics conference and exposition (pp. 502–506).
Malinowski, M. (2007). Cascaded multilevel converters in recent research and applications. IEEE Transactions on Industrial Electronics,54, 2930–2945.
Meynard, T. A., Foch, H., & Forest, F. (2002). Multi-cell converters: Derived topologies. IEEE Transactions on Industrial Electronics,49, 978–987.
Nabae, A., Takahashi, I., & Agaki, H. (1981). A new neutral-point-clamped PWM inverter. IEEE Transactions on Industry Applications,17, 518–523.
Pandian, S. (2018). Power Quality improvement using thermo-electric transducer powered multilevel inverter. International Journal of Pure and Applied Mathematics,119(16), 4241–4249.
Pham, D. T., Ghanbarzadeh, A., Koc, E., Otri, S., Rahim, S., & Zaidi, M. (2006a). The bees algorithm, a novel tool for complex optimisation problems. In International virtual conference on intelligent production machines and systems (pp. 454–459).
Pham, D. T., Koc, E., Ghanbarzadeh, A., & Otri, S. (2006b). Optimisation of the weights of multi-layered perceptions using the Bees Algorithm. In Proceedings of international symposium on intelligent manufacturing systems, Sakarya, Turkey (pp. 38–46).
Pham, D. T., Otri, S., Ghanbarzadeh, A., & Kog, E. (2006c). Application of the Bees algorithm to the training of learning vector quantisation networks for control chart pattern recognition. In International conference of information and communication technologies (pp. 1624–1629).
Ray, R. N., Chatterjee, D., & Goswami, S. K. (2008). Harmonics elimination in a multi-level inverter using the particle swarm optimization technique. IET Power Electronics,2, 646–652.
Rodriguez, J., Franquelo, L. G., & Kouro, S. (2009). Multi-level converters: An enabling technology for high-power applications. Proceedings of the IEEE,97, 1786–1817.
Sadigh, A. K., Hosseini, S. H., Sabahi, M., & Gharehpetian, G. B. (2010). Double flying capacitor multi-cell converter based on modified phase shifted pulse width modulation. IEEE Transactions on Power Electronics,25, 1517–1526.
Sano, K., & Fujita, H. (2008). Voltage-balancing circuit based on a resonant switched-capacitor converter for multi-level inverters. IEEE Transactions on Industry Applications,44, 1768–1776.
Song, S. G., Kang, F. S., & Park, S. J. (2009). Cascaded multi-level inverter employing three-phase transformers and single dc input. IEEE Transactions on Industrial Electronics,56, 2005–2014.
Taleb, R., & Derrouazin, A. (2014). usami control with a higher order harmonics elimination strategy based on the resultant theory. In International conference on technologies and materials for renewable energy, Environmental and sustainable (pp. 1045–1055).
Tereshko, V., & Loengarov, A. (2005). Collective decision making in honey Bee foraging. Dynamics Computing and Information Systems,9, 1–7.
Tolbert, L. M., & Peng, F. Z. (2000). Multi-level converters as a utility interface for renewable energy systems. IEEE Power Engineering Society Summer Meeting,2, 1271–1274.
Wang, L., Zhang, D., Wang, Y., Wu, B., & Athab, H. S. (2016). Power and voltage balance control of a novel three-phase solid-state transformer using multilevel cascaded H-bridge inverters for microgrid applications. IEEE Transactions on Power Electronics,31(4), 3289–3301.
Wiatr, P., & Kaźmierkowski, M. P. (2016). Model predictive control of multilevel cascaded converter with boosting capability—A simulation study. Bulletin of the Polish Academy of Sciences Technical Sciences,64(3), 581–590.
Yongdong, L., Jianye, R., & Yue, G. (2010). Novel Diode Clamped five-level inverter topology with the inner loop DC-bus clamped. Transactions of China Electrotechnical Society,25, 100–106.
Zhong, D., Tolbert, L. M., Chiasson, J. N., & Ozpineci, B. (2008). Reduced switching frequency active harmonic elimination for multi-level converters. IEEE Transactions on Industrial Electronics,55, 1761–1770.
Author information
Authors and Affiliations
Corresponding author
Additional information
Publisher's Note
Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.
Rights and permissions
About this article
Cite this article
Darvish Falehi, A. Analysis and application of inventive selective harmonic elimination strategy to eliminate high order harmonic from asymmetrical multi-level inverter. Multidim Syst Sign Process 31, 411–429 (2020). https://doi.org/10.1007/s11045-019-00669-0
Received:
Revised:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s11045-019-00669-0