Abstract
Conventional CMOS technology is slowly approaching its physical limitations and researchers are increasingly utilizing nanotechnology to both extend CMOS capabilities and to explore potential replacements. Novel memristive systems continue to attract growing attention since their reported physical realization by HP in 2008. Unique characteristics like non-volatility, re-configurability, and analog storage properties make memristors a very promising candidate for the realization of artificial neural systems. In this work, we propose a memristor-based design of bidirectional transmission excitation/inhibition synapses and implement a neuromorphic computing system based on our proposed synapse designs. The robustness of our system is also evaluated by considering the actual manufacturing variability with emphasis on process variation.
Similar content being viewed by others
References
Chua L (1971) Memristor-the missing circuit element. IEEE Trans Circuit Theory 18:507–519
Strukov DB, Snider GS, Stewart DR, Williams RS (2008) The missing memristor found. Nature 453:80–83
Chua L (2011) Resistance switching memories are memristors. Appl Phys A 102(4):765–783
Wang H, Li H, Pino R (2011) Memristor-based synapse design and training scheme for neuromorphic computing Architecture. In: International symposium on circuit and systems, Rio de Janeiro
Wang X, Chen Y, Xi H, Li H, Dimitrov D (2009) Spintronic memristor through spin-torque-induced magnetization motion. IEEE Electron Device Lett 30:294–297
Ho Y, Huang G, Li P (2009) Nonvolatile memristor memory: device characteristics and design implications. In: International conference on computer-aided design. ACM, New York, pp 485–490
Niu D, Chen Y, Xu C, Xie Y (2010) Impact of process variations on emerging memristor. In: Design automation conference (DAC), Anaheim, pp 877–882
Rose G, Pino R, Wu Q (2011) A low-power memristive neuromorphic circuit utilizing a global/local training mechanism. In: International joint conference on neural networks, San Jose
Schneider CR, Card HC (1993) Analog CMOS deterministic Boltzmann circuits. IEEE J Solid-State Circuit 28(8):907–914
Querlioz D, Bichler O, Gamrat C (2011) Simulation of a memristor-based spiking neural network immune to device variations. In: International joint conference on neural networks, San Jose
Hopfield JJ (1982) Neural networks and physical systems with emergent collective computational abilities. Proc Natl Acad Sci 79:2554–2558
Chartier S, Proulx R (2005) NDRAM: nonlinear dynamic recurrent associative memory for learning bipolar and nonbipolar correlated patterns. IEEE Trans Neural Netw 16(6):1393–1400
Rojas R (1996) Neural networks. Springer, Berlin
Haykin S (1999) Neural networks: a comprehensive foundation. Prentice-Hall, Englewood Cliffs
Kanter I, Sompolinsky H (1987) Associative recall of memory without errors. Phys Rev A 35:380–392
Pino RE, Li H, Chen Y, Hu M, Liu B (2012) Statistical memristor modeling and case study in neuromorphic computing. In: 49th design automation conference (DAC), San Francisco, pp 585–590
Wu AL, Wen SP, Zeng ZG (2012) Synchronization control of a class of memristor-based recurrent neural networks. Inf Sci 183:106–116
Wu AL, Zhang J, Zeng ZG (2011) Dynamic behaviors of a class of memristor-based Hopfield networks. Phys Lett A 375:1661–1665
Zhang GD, Shen Y, Sun JW (2012) Global exponential stability of a class of memristor-based recurrent neural networks with time varying delays. Neurocomputing 97:149–154
Zhang GD, Shen Y, Yin Q, Sun JW (2013) Global exponential periodicity and stability of a class of memristor-based recurrent neural networks with multiple delays. Inf Sci 232:386–396
Acknowledgments
This work is supported by U. S. Air Force Research Lab (AFRL) Grant FA8750-11-1-0271 and National Science Foundation (NSF) Grants ECCS-1202225 and CNS-1253424 (CAREER).
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
About this article
Cite this article
Liu, B., Chen, Y., Wysocki, B. et al. Reconfigurable Neuromorphic Computing System with Memristor-Based Synapse Design. Neural Process Lett 41, 159–167 (2015). https://doi.org/10.1007/s11063-013-9315-8
Published:
Issue Date:
DOI: https://doi.org/10.1007/s11063-013-9315-8