Abstract
Optical Network-on-Chip (ONoC) is becoming a promising solution for high performance on chip interconnection, which draws much attention from many researchers. ONoC combined with 3D integration technology can address some issues of two-dimensional ONoC such as long distance and limited scalability, which have been shown to be effective solutions for further promoting the performance of ONoC. However, the infeasibility of most existing routers with four or five ports poses a problem in 3D optical interconnect as seven-port optical routers are required in 3D networks. To solve this problem, in this paper, we propose a 3D multilayer optical network on chip (3D MONoC) based on Votex, a non-blocking optical router with seven ports. We describe the optical router and the 3D network in detail. The proposed router architecture not only realizes 3D interconnection and can be utilized in most 3D ONoC, but also can be beneficial in achieving smaller area, lower cost of ONoC. We compare Votex with the traditional \(7\times 7\) optical router based on crossbar, which indicated that Votex can save cost. Moreover, we make a comparison of 3D MONoC employing Votex against its 2D counterpart. Simulation results show that the performance including ETE delay and throughput of 3D MONoC can be improved.
![](http://media.springernature.com/m312/springer-static/image/art%3A10.1007%2Fs11107-016-0627-2/MediaObjects/11107_2016_627_Fig1_HTML.gif)
![](http://media.springernature.com/m312/springer-static/image/art%3A10.1007%2Fs11107-016-0627-2/MediaObjects/11107_2016_627_Fig2_HTML.gif)
![](http://media.springernature.com/m312/springer-static/image/art%3A10.1007%2Fs11107-016-0627-2/MediaObjects/11107_2016_627_Fig3_HTML.gif)
![](http://media.springernature.com/m312/springer-static/image/art%3A10.1007%2Fs11107-016-0627-2/MediaObjects/11107_2016_627_Fig4_HTML.gif)
![](http://media.springernature.com/m312/springer-static/image/art%3A10.1007%2Fs11107-016-0627-2/MediaObjects/11107_2016_627_Fig5_HTML.gif)
Similar content being viewed by others
References
Thonnart, Y., Zid, M.: Technology assessment of silicon interposers for manycore SoCs: Active, passive, or optical?. In: (NoCS), 8th IEEE/ACM International Symposium on Networks-on-Chip, pp. 168–169. IEEE. Sept 2014
Pamunuwa, D., Öberg, J., Zheng, L.R., Millberg, M., Jantsch, A., Tenhunen, H.: A study on the implementation of 2-D mesh-based networks-on-chip in the nanometre regime. Integr. VLSI J. 38(1), 3–17 (2004)
Hou, W., Guo, L., Liu, Y., Song, Q., Wei, X.: Virtual network planning for converged optical and data centers: ideas and challenges. Network IEEE 27(6), 52–58 (2013)
Kim, J., Choi, K., Loh, G.: Exploiting new Interconnect technologies in on-chip communication. IEEE J Emerg Sel. Top. Circuits Syst. 2(2), 124–136 (2012)
Shacham, A., Bergman, K., Carloni, L. P.: On the design of a photonic network-on-chip. In: Proceedings of the 1st International Symposium on Networks-on-Chip, pp. 53–64. IEEE Computer Society, May 2007
Pan, Y., Kumar, P., Kim, J., Memik, G., Zhang, Y., Choudhary, A.: Firefly: illuminating future network-on-chip with nanophotonics. In: ACM SIGARCH Computer Architecture News, Vol. 37(3), pp. 429–440. ACM, June 2009
Tan, X., Yang, M., Zhang, L., Jiang, Y., Yang, J.: A generic optical router design for photonic network-on-chips. J. Lightwave Technol. 30(3), 368–376 (2012)
Chen, Z., Gu, H., Yang, Y., Fan, D.: A hierarchical optical network-on-chip using central-controlled subnet and wavelength assignment. J. Lightwave Technol. 32(5), 930–938 (2014)
Wang, X., Gu, H., Yang, Y., Wang, K., Hao, Q.: RPNoC: a ring-based packet-switched optical network-on-chip. Photon. Technol. Lett. IEEE 27(4), 423–426 (2015)
Le Beux, S., Li, H., O’Connor, I., Cheshmi, K., Liu, X., Trajkovic, J., Nicolescu, G.: Chameleon: Channel efficient optical network-on-chip. In: Design, Automation and Test in Europe Conference and Exhibition (DATE), pp. 1–6. IEEE. March 2014
Feero, B.S., Pande, P.P.: Networks-on-chip in a three-dimensional environment: a performance evaluation. IEEE Trans. Comput. 58(1), 32–45 (2009)
Fresse, V., Ge, Z., Tan, J., Rousseau, F.: Case study: deployment of the 2D NoC on 3D for the generation of large emulation platforms. In: (RSP), 23rd IEEE International Symposium on Rapid System Prototyping, pp. 23–29. IEEE, Oct 2012
Majumder, T., Borgens, M.E., Pande, P.P., Kalyanaraman, A.: On-chip network-enabled multicore platforms targeting maximum likelihood phylogeny reconstruction. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 31(7), 1061–1073 (2012)
Li, K.S.: CusNoC: fast full-chip custom NoC generation. IEEE Trans. VLSI Syst. 21(4), 692–705 (2013)
Agrawal, M., Chakrabarty, K., Widialaksono, R.: Reuse-based optimization for prebond and post-bond testing of 3-D-stacked ICs. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 34(1), 122–135 (2015)
Ji, R., Yang, L., Zhang, L., Tian, Y., Ding, J., Chen, H., Zhu, W.: Microring-resonator-based four-port optical router for photonic networks-on-chip. Opt. Exp. 19(20), 18945–18955 (2011)
Ji, R., Yang, L., Zhang, L., Tian, Y., Ding, J., Chen, H., Zhu, W.: Five-port optical router for photonic networks-on-chip. Opt. Exp. 19(21), 20258–20268 (2011)
Gu, H., Mo, K. H., Xu, J., Zhang, W.: A low-power low-cost optical router for optical networks-on-chip in multiprocessor systems-on-chip. In: ISVLSI’09, IEEE Computer Society Annual Symposium onVLSI, pp. 19–24, IEEE. May 2009
Ye, Y., Wu, X., Xu, J., Nikdast, M., Wang, Z., Wang, X., Wang, Z.: System-level analysis of mesh-based hybrid optical-electronic network-on-chip. In: (ISCAS), IEEE International Symposium on Circuits and Systems, pp. 321–324. IEEE, May 2013
Cianchetti, M.J., Albonesi, D.H.: A low-latency, high-throughput on-chip optical router architecture for future chip multiprocessors. ACM J. Emerg. Technol. Comput. Syst. (JETC) 7(2), 9 (2011)
Zhu, K., Zhang, B., Tan, W., Gu, H.: Votex: A non-blocking optical router design for 3D Optical Network on Chip. In: (ICOCN), 14th International Conference on Optical Communications and Networks, pp. 1–3. IEEE, July 2015
Dally, W.J., Towles, B.P.: Principles and Practices of Interconnection Networks. Elsevier, USA (2004)
Batten, C., Joshi, A., Orcutt, J., Khilo, A., Moss, B., Holzwarth, C., Kärtner, F.: Building manycore processor-to-dram networks with monolithic silicon photonics. In: HOTI’08, 16th IEEE Symposium on High Performance Interconnects, pp. 21–30. IEEE, Aug 2008
Guo, L., Li, L.: A novel survivable routing algorithm with partial shared-risk link groups (SRLG)-disjoint protection based on differentiated reliability constraints in WDM optical mesh networks. J Lightwave Technol 25(6), 1410–1415 (2007)
Guo, L., Wang, X., Cao, J., Hou, W., Wu, J., Li, Y.: Local and global Hamiltonian cycle protection algorithm based on abstracted virtual topology in fault-tolerant multi-domain optical networks. IEEE Trans. Commun. 58(3), 851–859 (2010)
Li, Y., Peng, L., Shen, G.: Load-balanced fixed routing for wavelength routed optical networks. Commun. Lett. IEEE 17(6), 1256–1259 (2013)
Dally, W.J., Seitz, C.L.: Deadlock-free message routing in multiprocessor interconnection networks. IEEE Trans. Comput. 100(5), 547–553 (1987)
Acknowledgments
This work is supported by the National Science Foundation of China Grant Nos. 61472300 and 61334003, and the 111 Project Grant No. B08038.
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
About this article
Cite this article
Zhu, K., Gu, H., Yang, Y. et al. A 3D multilayer optical network on chip based on mesh topology. Photon Netw Commun 32, 293–299 (2016). https://doi.org/10.1007/s11107-016-0627-2
Received:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s11107-016-0627-2