Skip to main content
Springer Nature Link
Log in

Toward on-chip datacenters: a perspective on general trends and on-chip particulars

  • Published:
The Journal of Supercomputing Aims and scope Submit manuscript

Abstract

Due to economical reasons, the traditional philosophy in data centers was to scale out, rather than scaling up. However, the advances in CMP technology enabled chip multiprocessors to become more prevalent and they are expected to become more affordable and power-efficient in the coming years. Current trend towards more densely packaged systems and increasing demand for higher performance push the market towards placing datacenters on highly powerful chips that have many cores on a single platform. However, increasing the number of cores on a single chip brings along very important problems to be addressed at the chip level regarding the use of shared resources and QoS satisfaction. After briefly exploring current datacenter perspective, this paper captures the current state of the art in the field of chip multiprocessors through a detailed discussion of different studies that pave the way to the datacenters on-chip. Finally, a number of open research issues are highlighted with the intention of inspiring new contributions and developments in the field of datacenters on-chip.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

We’re sorry, something doesn't seem to be working properly.

Please try refreshing the page. If that doesn't work, please contact support so we can address the problem.

Similar content being viewed by others

References

  1. Al-Fares M, Loukissas A, Vahdat A (2008) A scalable, commodity data center network architecture. In: ACM SIGCOMM, pp 63–74

    Chapter  Google Scholar 

  2. Barroso L, Holzle U (2007) The case for energy-proportional computing. Computer 33–37. doi:10.1109/MC.2007.443

  3. Barroso L, Holzle U (2009) The datacenter as a computer: an introduction to the design of warehouse-scale machines. Synth Lect Comput Archit 4(1):1–108

    Article  Google Scholar 

  4. Bianchini R, Rajamony R (2004) Power and energy management for server systems. Computer 68–76. doi:10.1109/MC.2004.217

  5. Bitirgen R, Ipek E, Martinez J (2008) Coordinated management of multiple interacting resources in chip multiprocessors: a machine learning approach. In: MICRO, pp 318–329

    Google Scholar 

  6. Blackburn M (2008) Five ways to reduce data center power consumption. The Green Grid. http://www.thegreengrid.org/Global/Content/white-papers/Five-Ways-to-Save-Power

  7. Building a reliable and dynamic data center with PAN manager software (2009) Egenera Inc

  8. Buyya R et al (2009) Cloud computing and emerging IT platforms: vision, hype, and reality for delivering computing as the 5th utility. Future Gener Comput Syst 25(6):599–616

    Article  Google Scholar 

  9. Chang J, Sohi G (2007) Cooperative cache partitioning for chip multiprocessors. In: ICS, p 252

    Google Scholar 

  10. Cisco (2009) Trade association. In: InfiniBand TM architecture specification volume

    Google Scholar 

  11. Coskun A, Strong R, Tullsen D, Rosing T (2009) Evaluating the impact of job scheduling and power management on processor lifetime for chip multiprocessors. In: International joint conference on measurement and modeling of computer systems, pp 169–180

    Google Scholar 

  12. Das R, Mutlu O, Moscibroda T, Das C, (2009) Application-aware prioritization mechanisms for on-chip networks. In: MICRO

    Google Scholar 

  13. Energy efficient infrastructures for data centers (2007) Fujitsu Siemens Computers and Knurr

  14. Franceschini MM, Lastras-Montano LA, Qureshi MK, Srinivasan V (2009) Iterative write pausing techniques to improve read latency of memory systems. US Patent Appl 12/533,548, Jul 31, 2009

  15. Greenberg A, Hamilton J, Maltz D, Patel P (2008a) The cost of a cloud: research problems in data center networks. Comput Commun Rev 39(1):68–73

    Article  Google Scholar 

  16. Greenberg A, Lahiri P, Maltz D, Patel P, Sengupta S (2008b) Towards a next generation data center architecture: scalability and commoditization. In: Workshop on programmable routers for extensible services of tomorrow. ACM Press, New York, pp 57–62

    Chapter  Google Scholar 

  17. Grot B, Keckler S, Mutlu O (2009) Preemptive virtual clock: a flexible, efficient, and cost-effective QoS scheme for networks-on-chip. In: MICRO

    Google Scholar 

  18. Gunther S, Binns F, Carmean D, Hall J (2001) Managing the impact of increasing microprocessor power consumption. Intel Technol J 1:1–9

    Google Scholar 

  19. Herdrich A et al (2009) Rate-based QoS techniques for cache/memory in CMP platforms. In: ICS, pp 479–488

    Chapter  Google Scholar 

  20. Intel (2009) Intel chip chat. http://www.intel.com/design/chipchat.htm

  21. Isci C et al (2006) An analysis of efficient multi-core global power management policies: maximizing performance for a given power budget. In: MICRO, pp 347–358

    Google Scholar 

  22. Iyer R et al (2007) Datacenter-on-chip architectures: tera-scale opportunities and challenges. Intel Technol J 11(3):227–238

    Google Scholar 

  23. Iyer R et al (2009) VM3: measuring, modeling and managing VM shared tesources. Comput Netw doi:10.1016/j.comnet.2009.04.015

  24. Kim C, Burger D, Keckler S (2002) An adaptive, non-uniform cache structure for wire-delay dominated on-chip caches. ACM SIGPLAN Not 37(10):222

    Google Scholar 

  25. Kim S, Chandra D, Solihin Y (2004) Fair cache sharing and partitioning in a chip multiprocessor architecture. In: PACT, pp 111–122

    Google Scholar 

  26. Kim Y, Han D, Mutlu O, Harchol Balter M (2009) ATLAS: a scalable and high performance scheduling algorithm for multiple memory controllers. In: HPCA

    Google Scholar 

  27. Lim K et al (2008) Understanding and designing new server architectures for emerging warehouse-computing environments. In: ISCA, pp 315–326

    Google Scholar 

  28. Manne S, Klauser A, Grunwald D (1998) Pipeline gating: speculation control for energy reduction. In: ISCA, vol 25, pp 132–141

    Google Scholar 

  29. Meeting the DC power and cooling challenge (2008) Sun Microsystems Professional Series: Gartner Report

  30. Merino J, Puente V, Prieto P, Gregorio J (2008) SP-NUCA: a cost effective dynamic non-uniform cache architecture. Comput Archit News 36(2):64–71

    Article  Google Scholar 

  31. Moore J, Chase J, Farkas K, Ranganathan P (2005) Data center workload monitoring, analysis, and emulation. In: Eighth workshop on computer architecture evaluation using commercial workloads

    Google Scholar 

  32. Moore J, Chase J, Ranganathan P, Sharma R (2005) Making scheduling “cool”: temperature-aware workload placement in data centers. In: USENIX

    Google Scholar 

  33. Mukherjee T et al (2007) Software architecture for dynamic thermal management in datacenters. In: COMSWARE

    Google Scholar 

  34. Mutlu O, Moscibroda T (2007) Stall-time fair memory access scheduling for chip multiprocessors. In: MICRO, pp 146–160

    Google Scholar 

  35. Mutlu O, Moscibroda T (2008) Parallelism-aware batch scheduling: enhancing both performance and fairness of shared DRAM systems. In: ISCA

    Google Scholar 

  36. Nesbit K, Aggarwal N, Laudon J, Smith J (2006) Fair queuing memory systems. In: MICRO, pp 208–222

    Google Scholar 

  37. Nesbit K et al (2008) Multicore resource management. IEEE MICRO 28(3):6–16

    Article  Google Scholar 

  38. Patel C (2003) A vision of energy aware computing from chips to data centers. In: International symposium on micro-mechanical engineering

    Google Scholar 

  39. Powell M, Schuchman E, Vijaykumar T (2005) Balancing resource utilization to mitigate power density in processor pipelines. In: MICRO, p 304

    Google Scholar 

  40. Qureshi M (2009) Adaptive spill-receive for robust high-performance caching in CMPs. In: HPCA, pp 45–54

    Google Scholar 

  41. Ramos L, Bianchini R (2008) C-Oracle: predictive thermal management for data centers. In: HPCA

    Google Scholar 

  42. Rangan K, Wei G, Brooks D (2009) Thread motion: fine-grained power management for multi-core systems. Comput Archit News 37(3):302–313

    Article  Google Scholar 

  43. Ranganathan P (2011) From microprocessors to nanostores: rethinking data-centric systems. Computer 44(1):39–48

    Article  Google Scholar 

  44. Verma A, Dasgupta G, Nayak T, De P, Kothari R (2009) Server workload analysis for power minimization using consolidation. In: Usenix ATC

    Google Scholar 

  45. Virtualizing data center memory for performance and efficiency (2008) Mellanox Technologies

  46. Walsh W, Tesauro G, Kephart J, Das R, (2004) Utility functions in autonomic systems. In: International conference on autonomic computing, pp 70–77

    Chapter  Google Scholar 

  47. Wulf W, McKee S (1995) Hitting the memory wall: implications of the obvious. Comput Archit News 23(1):20–24

    Article  Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Carnegie Mellon University, 5000 Forbes Ave., Pittsburgh, PA, 15213, USA

    Miray Kas

Authors
  1. Miray Kas
    View author publications

    You can also search for this author inPubMed Google Scholar

Corresponding author

Correspondence to Miray Kas.

Rights and permissions

Reprints and permissions

About this article

Cite this article

Kas, M. Toward on-chip datacenters: a perspective on general trends and on-chip particulars. J Supercomput 62, 214–226 (2012). https://doi.org/10.1007/s11227-011-0703-4

Download citation

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s11227-011-0703-4

Keywords