Abstract
The design of flash memory systems for smart devices differs significantly from traditional storage systems, because most updates involve the random data. A previously proposed algorithm known as Switchable Address Translation (SAT) enhances the performance of multimedia storage devices; however, it exhibits low space utilization and executes intense monitoring. In this paper, we propose the Random Data-Aware Flash Translation Layer (RDA), which enhances the performance and durability of smart devices. RDA improves low space utilization using the state transition. Furthermore, RDA prolongs the durability of the flash memory by spreading out the random data. According to our experiment results, RDA reduces the total number of erase operations and narrows the deviation of erase operations between the physical blocks, when compared to SAT.







Similar content being viewed by others
References
Gal E, Toledo S (2005) Algorithms and data structures for flash memories. ACM Comput Surv 37(2):138–163
Sarkar P, Saha A (2011) Security enhanced communication in wireless sensor networks using reed-muller codes and partially balanced incomplete block designs. J Converg 2(1):23–30
Bhattacharya A, Wu W, Yang Z (2012) Quality of experience evaluation of voice communication: an affect-based approach. Hum-Cent Comput Inf Sci 2(7):217
Ech-Cherif El Kettani MD, En-Nasry B (2011) MIdM: an open architecture for mobile identity management. J Converg 2(2):25–32
Luo H, Shyu M-L (2011) Quality of service provision in mobile multimedia—a survey. Hum-Cent Comput Inf Sci 1:5
Ryu Y (2011) A flash tranlation layer for NAND flash-based multimedia storage devices. IEEE Trans Multimed 13(3):563–572
Chang Y-H, Kuo T-W (2011) A management strategy for the reliability and performance improvement of MLC-based flash-memory storage systems. IEEE Trans Comput 60(3):305–320
Samsung Electronics (2012) NAND flash memory K9GAG08U0M data book
Chung T-S, Park H-S (2007) STAFF: a flash driver algorithm minimizing block erasures. J Syst Archit 53(12):889–901
Kim J, Kim JM, Noh SH, Min SL, Cho Y (2002) A space efficient flash translation layer for compact flash systems. IEEE Trans Consum Electron 48(2):366–375
Lee S-W, Park D-J, Chung T-S, Lee D-H, Park S, Song H-J (2007) A log buffer based flash transition layer using fully associative sector translation. ACM Trans Embed Comput Syst 6(3):161–186
Park C, Cheon W, Kang J-U, Roh K, Cho W, Kim J-S (2008) A reconfigurable FTL (fLASH translation layer) architecture for NAND flash-based applications. ACM Trans Embed Comput Syst 7(4):202–208
Kwon SJ, Ranjitkar A, Ko Y-B, Chung T-S (2011) FTL algorithms for NAND-type flash memories. Des Autom Embed Syst 15(3):191–224
Kwon O, Koh K (2007) Swap-aware garbage collection for nand flash memory based embedded systems. In: 7th IEEE international conference on computer and information technology (CIT 2007)
Chang Y-H, Hsieh J-W, Kuo T-W (2010) Improving flash wear-leveling by proactively moving static data. IEEE Trans Comput 59(1):53–65
Chang RC (2006) Method and apparatus for managing an erase count block. US patents, no 7,103,732
Liu Z, Yue L, Wei P, Jin P, Xiang X (2009) An adaptive block-set based management for large-scale flash memory. In: Proceedings of the 2009 ACM symposium on applied computing
Kwon SJ, Chung T-S (2013) Hot-LSNs distributing wear-leveling algorithm for flash memory. ACM Trans Embed Comput Syst 12(1s):62
Lee S, Shin D, Kim Y-j, Kim J (2008) LAST: locality-aware sector translation for NAND flash memory-based storage systems. Oper Syst Rev 42(6):36–42
Jung D, Kang J-U, Jo H, Kim J-S, Lee J (2010) Superblock FTL: a superblock-based flash translation layer with a hybrid address translation scheme. ACM Trans Embed Comput Syst 9(4):40
Acknowledgements
This research was supported by Basic Science Research Program through the National Research Foundation of Korea (NRF) funded by the Ministry of Education, Science and Technology (NRF-2012R1A1A2043422 and NRF-2013R1A1A2A10012956).
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
About this article
Cite this article
Kwon, S.J., Cho, HJ., Kim, S. et al. Random data-aware flash translation layer for NAND flash-based smart devices. J Supercomput 66, 81–93 (2013). https://doi.org/10.1007/s11227-013-0979-7
Published:
Issue Date:
DOI: https://doi.org/10.1007/s11227-013-0979-7