Skip to main content

Advertisement

Springer Nature Link
Log in

A loss aware scalable topology for photonic on chip interconnection networks

  • Published:
The Journal of Supercomputing Aims and scope Submit manuscript

Abstract

The demand for robust computation systems has led to the increment of the number of processing cores in current chips. As the number of processing cores increases, current electrical communication means can introduce serious challenges in system performance due to the restrictions in power consumption and communication bandwidth. Contemporary progresses in silicon nano-photonic technology have provided a suitable platform for constructing photonic communication links as an alternative for overcoming such problems. Topology is one of the most significant characteristics of photonic interconnection networks. In this paper, we have introduced a novel topology, aiming to reduce insertion loss in photonic networks; detailed analysis of the proposed topology has also been provided based on synthetic and real application benchmarks using a cycle-accurate simulation environment. Results demonstrate that the proposed topology outperforms other considered topologies in terms of physical-layer parameters, such as insertion loss, and provides better scalability. Moreover, such improvement in physical-layer parameters has caused system performance parameters to improve significantly. For instance, the topology yields an improvement of at least 406 % in bandwidth, compared to the best case, when leveraging synthetic traffic patterns. Furthermore, when using scientific applications, execution time and energy efficiency are improved up to 85 % and 97 %, respectively.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Subscribe and save

Springer+ Basic
$34.99 /Month
  • Get 10 units per month
  • Download Article/Chapter or eBook
  • 1 Unit = 1 Article or 1 Chapter
  • Cancel anytime
Subscribe now

Buy Now

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10
Fig. 11
Fig. 12
Fig. 13
Fig. 14
Fig. 15
Fig. 16
Fig. 17
Fig. 18
Fig. 19

Similar content being viewed by others

References

  1. Magen N, Kolodny A, Weiser U, Shamir N (2004) Interconnect-power dissipation in a microprocessor. In: Proc of the 2004 international workshop on system level interconnect prediction, Paris, France, 2004

    Google Scholar 

  2. Chan J, Hendry G, Bergman K, Carloni LP (2011) Physical-layer modeling and system-level design of chip-scale photonic interconnection networks. IEEE Trans Comput-Aided Des Integr Circuits Syst 30:1507–1520

    Article  Google Scholar 

  3. Chan J, Hendry G, Biberman A, Bergman K, Carloni LP (2010) PhoenixSim: a simulator for physical-layer analysis of chip-scale photonic interconnection networks. In: Design, automation & test in Europe conference & exhibition (DATE), 2010, pp 691–696

    Google Scholar 

  4. Gunn C (2006) CMOS photonics for high-speed interconnects. IEEE MICRO 26:58–66

    Article  Google Scholar 

  5. Chan J, Hendry G, Biberman A, Bergman K (2010) Architectural exploration of chip-scale photonic interconnection network designs using physical-layer analysis. J Lightwave Technol 28:1305–1315

    Article  Google Scholar 

  6. Cianchetti MJ, Kerekes JC, Albonesi DH (2009) Phastlane: a rapid transit optical routing network. Comput Archit News 37:441–450

    Article  Google Scholar 

  7. Vantrease D, Schreiber R, Monchiero M, McLaren M, Jouppi NP, Fiorentino M, Davis A, Binkert N, Beausoleil RG, Ahn JH (2008) Corona: system implications of emerging nanophotonic technology. In: 35th international symposium on computer architecture. ISCA’08, 2008, pp 153–164

    Google Scholar 

  8. Hendry G, Kamil S, Biberman A, Chan J, Lee BG, Mohiyuddin M, Jain A, Bergman K, Carloni LP, Kubiatowicz J, Oliker L, Shalf J (2009) Analysis of photonic networks for a chip multiprocessor using scientific applications. In: 3rd ACM/IEEE international symposium on networks-on-chip, NoCS 2009, 2009, pp 104–113

    Google Scholar 

  9. Xia F, Sekaric L, Vlasov Y (2007) Ultracompact optical buffers on a silicon chip. Nat Photonics 1:65–71

    Article  Google Scholar 

  10. Lee BG, Biberman A, Po D, Lipson M, Bergman K (2008) All-optical comb switch for multiwavelength message routing in silicon photonic networks. IEEE Photonics Technol Lett 20:767–769

    Article  Google Scholar 

  11. Lee BG, Biberman A, Sherwood-Droz N, Poitras CB, Lipson M, Bergman K (2009) High-speed 2×2 switch for multi-wavelength silicon photonic networks on-chip. J Lightwave Technol 27(14):2900–2907

    Article  Google Scholar 

  12. Little B, Foresi J, Steinmeyer G, Thoen E, Chu S, Haus H, Ippen E, Kimerling L, Greene W (1998) Ultra-compact Si–SiO2 microring resonator optical channel dropping filters. IEEE Photonics Technol Lett 10(4):549–551

    Article  Google Scholar 

  13. Bogaerts W, Dumon P, Thourhout DV, Baets R (2007) Low-loss, low-cross-talk crossings for silicon-on-insulator nanophotonic waveguides. Opt Lett 32:2801–2803

    Article  Google Scholar 

  14. Manipatruni S, Xu Q, Schmidt B, Shakya J, Lipson M (2007) High speed carrier injection 18 Gb/s silicon micro-ring electro-optic modulator. In: 20th annu meeting of the IEEE lasers and electro-optics society (LEOS), Oct 2007, pp 537–538

    Google Scholar 

  15. Assefa S, Lee BG, Schow C, Green WM, Rylyakov A, John RA, Vlasov YA (2011) 20 Gbps receiver based on germanium photodetector hybrid-integrated with 90 nm CMOS amplifier. In: CLEO 2011—laser applications to photonic applications, PDPB11, 2011

    Google Scholar 

  16. Shacham A, Bergman K, Carloni LP (2008) Photonic networks-on-chip for future generations of chip multiprocessors. IEEE Trans Comput 57:1246–1260

    Article  MathSciNet  Google Scholar 

  17. Wang H, Petracca M, Biberman A, G Carloni LB, P Bergman K L (2008) Nanophotonic optical interconnection network architecture for on-chip and off-chip communications. Presented at the Optical Fiber Communications Conf, San Diego, CA, Feb 2008, Paper JThA92

  18. Dally WJ, Towles B (2001) Route packets, not wires: on-chip interconnection networks. In: Proc design automation conf (DAC), pp 683–689

    Google Scholar 

  19. Lin L, Yuanyuan Y (2010) Energy-aware routing in hybrid optical network-on-chip for future multi-processor system-on-chip. In: Proc 2010 ACM/IEEE symposium on architectures for networking and communications systems (ANCS), pp 1–9

    Google Scholar 

  20. Chan J, Biberman A, Lee BG, Bergman K (2008) Insertion loss analysis in a photonic interconnection network for on-chip and off-chip communications. In: 21st annual meeting of the IEEE lasers and electro-optics society, LEOS 2008, 2008, pp 300–301

    Google Scholar 

  21. Shabani H, Roohi A, Reza A, Khademolhosseini H, Reshadi M (2013) Parallel-XY: a novel loss-aware non-blocking photonic router for silicon nano-photonic networks-on-chip. J Comput Theor Nanosci 10:1510–1514

    Article  Google Scholar 

  22. Yaoyao Y, Jiang X, Xiaowen W, Wei Z, Weichen L, Nikdast M, Xuan W, Zhehui W, Zhe W (2012) Thermal analysis for 3D optical network-on-chip based on a novel low-cost 6×6 optical router. In: Proc optical interconnects conference, IEEE 2012, 2012, pp 110–111

    Google Scholar 

  23. Feng K, Ye Y, Xu J (2012) A formal study on topology and floorplan characteristics of mesh and torus-based optical networks-on-chip. Microprocess Microsyst. doi:10.1016/j.micpro.2012.06.010

  24. Duato J, Yalamanchili S, Ni L, Interconnection networks—an engineering approach, Revised printing, Universidad Polite, cnica de Valencia, Spain, Georgia Institute of Technology, Michigan State University

  25. Watts MR, Trotter DC, Young RW, Lentine AL (2008) Ultralow power silicon microdisk modulators and switches. In: 5th IEEE international conference on group IV photonics, pp 4–6. doi:10.1109/GROUP4.2008.4638077

    Google Scholar 

  26. Chan J, Bergman K (2012) Photonic interconnection network architectures using wavelength-selective spatial routing for chip-scale communications. J Opt Commun Netw 4:189–201

    Article  Google Scholar 

  27. Kahng AB, Bin L, Li-Shiuan P, Samadi K (2009) ORION 2.0: a fast and accurate NoC power and area model for early-stage design space exploration. In: Design, automation & test in Europe conference & exhibition. DATE’09, 2009, pp 423–428. http://hdl.handle.net/1721.1/60547

    Google Scholar 

  28. Lin Z, Ethier S, Hahm TS, Tang WM (2002) Size scaling of turbulent transport in magnetically confined plasmas. Phys Rev Lett 88(19):195004

    Article  Google Scholar 

  29. Cactus computational toolkit. http://www.cactuscode.org/

Download references

Author information

Authors and Affiliations

  1. Department of Computer Engineering, Science and Research Branch, Islamic Azad University, Tehran, Iran

    Akram Reza, Hesam Shabani & Behrad Niazmand

  2. Sharif University of Technology, Tehran, Iran

    Hamid Sarbazi-Azad

  3. IPM (Institute for Research in Fundamental Sciences), Tehran, Iran

    Hamid Sarbazi-Azad

  4. Iran Telecommunication Research Center, Tehran, Iran

    Ahmad Khademzadeh

Authors
  1. Akram Reza
    View author publications

    You can also search for this author inPubMed Google Scholar

  2. Hamid Sarbazi-Azad
    View author publications

    You can also search for this author inPubMed Google Scholar

  3. Ahmad Khademzadeh
    View author publications

    You can also search for this author inPubMed Google Scholar

  4. Hesam Shabani
    View author publications

    You can also search for this author inPubMed Google Scholar

  5. Behrad Niazmand
    View author publications

    You can also search for this author inPubMed Google Scholar

Corresponding author

Correspondence to Akram Reza.

Rights and permissions

Reprints and permissions

About this article

Cite this article

Reza, A., Sarbazi-Azad, H., Khademzadeh, A. et al. A loss aware scalable topology for photonic on chip interconnection networks. J Supercomput 68, 106–135 (2014). https://doi.org/10.1007/s11227-013-1026-4

Download citation

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s11227-013-1026-4

Keywords