Abstract
Multi-field packet classification is a network kernel function where packets are classified based on a set of predefined rules. Decomposition-based classification approaches are of major interest to the research community because of the parallel search in each packet header field. This paper presents four decomposition-based approaches on multi-core processors. We search in parallel for all the fields using linear search or range-tree search; we store the partial results in a linked list or a bit vector. The partial results are merged to produce the final packet header match. We evaluate the performance with respect to latency and throughput varying the rule set size (1–64 K). Experimental results show that our approaches can achieve 128 ns latency per packet and 11.5 Gbps throughput on state-of-the-art 16-core platforms.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
Brebner G (2012) Softly Defined Networking. In: Proceedings of the 8th ACM/IEEE symposium on architectures for networking and communications systems, ser. ANCS ’12, pp 1–2
Yu F, Katz RH, Lakshman TV (2005) Efficient multimatch packet classification and lookup with TCAM’. IEEE Micro 25(1):50–59
Jiang W, Wang Q, and Prasanna VK (2008) Beyond TCAMs: an SRAM based parallel multi-pipeline architecture for terabit IP lookup. In: Proceedings of IEEE INFOCOM, pp 1786–1794
Jedhe GS, Ramamoorthy A, Varghese K (2008) A scalable high throughput firewall in FPGA. In: Proceedings of IEEE symposium on field programmable custom computing machines (FCCM), pp 802–807
Koponen T (2012) Software is the future of networking. In: Proceedings of the 8th ACM/IEEE symposium on architectures for networking and communications systems (ANCS), pp 135–136
AMD Multi-Core Processors, http://www.computerpoweruser.com/articles/archive/c0604/29c04/29c04.pdf
Intel Multi-Core Processors: Making the Move to Quad-Core and Beyond, http://www.cse.ohio-state.edu/~panda/775/slides/intel_quad_core_06.pdf
Jiang W and Prasanna VK (2009) A FPGA-based parallel architecture for scalable high-speed packet classification. In: 20th IEEE international conference on application-specific systems, architectures and processors (ASAP), pp 24–31
Gupta P, McKeown N (1999) Packet classification using hierarchical intelligent cuttings. IEEE symposium on high performance interconnects (HotI)
Liu D, Hua B, Hu X and Tang X (2000) High-performance packet classification algorithm for any-core and multithreaded network processor. In: Proceedings of CASES
Taylor DE, Turner JS (2005) Scalable packet classification using distributed crossproducing of field labels. In: Proceedings of IEEE INFOCOM, pp 269–280
Zhong P (2011) An IPv6 address lookup algorithm based on recursive balanced multi-way range trees with efficient search and update. In: Proceediongs of international conference on computer science and service system (CSSS), ser. CSSS ’11, pp 2059–2063
Lakshman TV (1998) High-speed policy-based packet forwarding using efficient multi-dimensional range matching. ACM SIGCOMM, pp 203–214
Pong F, Tzeng N-F, Tzeng N-F (2011) HaRP: rapid packet classification via hashing round-down prefixes. IEEE Trans Parallel Distrib Syst 22(7):1105–1119
Author information
Authors and Affiliations
Corresponding author
Additional information
This study was supported by US National Science Foundation under Grant CCF-1320211.
Rights and permissions
About this article
Cite this article
Zhou, S., Qu, Y.R. & Prasanna, V.K. Multi-core implementation of decomposition-based packet classification algorithms. J Supercomput 69, 34–42 (2014). https://doi.org/10.1007/s11227-014-1205-y
Published:
Issue Date:
DOI: https://doi.org/10.1007/s11227-014-1205-y