Abstract
This paper presents a reconfigurable network-on-chip (NoC) for many-core chip multiprocessors (CMPs) in the dark silicon era, where a considerable part of high-end chips cannot be powered up due to the power and bandwidth walls. Core specialization, which trades off the cheaper silicon area with energy-efficiency, is a promising solution to the dark silicon challenge. This approach integrates a selection of many diverse application-specific cores into a single many-core chip. Each application then activates those cores that best match its processing requirements. Since active cores may not always form a contiguous active region in the chip, such a partially active many-core CMP requires some special on-chip communication support to optimize NoC parameters for the current set of active cores. In this paper, we propose a reconfigurable NoC that leverages inactive routers of a many-core chip to customize the topology for active cores. In this design, routers of the dark part of the chip are used as bypass switches that can set up virtual long links between distant active nodes in the network. Our experimental results show considerable reduction in NoC energy consumption and latency.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
PC202 processor. http://www.picochip.com/page/75/. Accessed Jul (2014)
Borkar S (2007) Thousand core chips: a technology perspective. In: Proceedings of Design Automation Conference (DAC), pp 746–749
Hardavellas N, Ferdman M, Falsafi B, Ailamaki A (2011) Toward dark silicon in servers. IEEE Micro 31(4):6–15
Esmaeilzadeh H et al (2011) Dark silicon and the end of multicore scaling. In: Proceedings of international symposium on computer architecture, pp 365–376
Taylor MB (2012) Is Dark Silicon Useful?. In: Proceedings of design automation conference (DAC), pp 1131–1136
Goulding-Hotta N et al (2011) The GreenDroid mobile application processor: an architecture for silicon’s dark future. IEEE Micro 31(2):86–95
On-Chip Communications Network Report, Sonics Inc. (2013). www.sonics.com
Kim M, Davis J, Oskin M, Austin T (2008) Polymorphic on-chip networks. In: Proceedings of international symposium on computer architecture, pp 101–112
Bo Stuart M et al (2011) The ReNoC reconfigurable network-on-chip: architecture, configuration algorithms, and evaluation. ACM Trans Embed Comput Syst 10(4):1–26
Modarressi M et al (2011) Application-aware topology reconfiguration for on-chip networks. IEEE Trans Very Large scale Integr Circuits Syst 19(11):2010–2022
Singh AK et al (2013) Mapping on multi/many-core systems: survey of current and emerging trends. In: Proceedings of design automation conference, pp 1–10
Hoskote Y et al (2007) A 5-GHz mesh interconnect for a Teraflops processor. IEEE Micro 27(5):51–61
Murali S et al (2007) Synthesis of predictable networks-on-chip-based interconnect architectures for chip multiprocessors. IEEE Trans Very Large Scale Integr Syst 15(8):869–880
Amit et al (2008) Towards ideal on-chip communication using express virtual channels. In: IEEE Micro 28(1):80–90
Modarressi M et al (2010) VIP: virtual point-to-point connections in NoCs. IEEE Trans Comput Aided Des Integr Circuits Syst 29(6):855–868
Cong J, Xiao B (2013) Optimization of interconnects between accelerators and shared memories in dark silicon. In: Proceedings of international conference on computer-aided design, pp 630–637
Modarressi M, Sarbazi-Azad H, Tavakkol A (2010) An efficient dynamically reconfigurable on-chip network architecture. In: Proceedings of design automation conference (DAC), pp 166–169
Dally WJ, Towles B (2004) Principles and practices of interconnection networks. Morgan-Kaufmann Publishers, San Francisco
Krishna T et al (2013) Breaking the on-chip latency barrier using smart. In: Proceedings of the 19th international symposium on high performance computer architecture (HPCA), pp 378–389
Ogras ÜY, Marculescu R (2006) It’s a small world after all: NoC performance optimization via long-range link insertion. IEEE Trans Very Large Scale Integr Circuits Syst 14(7):639–706
BooksimNoC simulator. http://nocs.stanford.edu/booksim.html. Accessed Jan 2015
Kahng A et al (2012) Explicit modeling of control and data for improved noc router estimation. In: Proceeding of design automation conference (DAC), pp 392–397
SPLASH-2. http://www.flash.stanford.edu/apps/SPLASH. Accessed Jan 2015
Srinvasan K, Chatha K (2006) A low complexity heuristic for design of custom network-on-chip architectures. In: Proceedings of design automation and test in Europe conference (DATE), pp 130–135
Schmitz M (2003) Energy minimization techniques for distributed embedded systems, Ph.D. thesis, University of Southampton
Rahmati D et al (2013) Computing accurate performance bounds for best effort networks-on-chip. IEEE Trans Comput 62(3):452–467
Hardavellas N, Ferdman M, Falsafi B, Ailamaki A (2009) Reactive NUCA: near-optimal block placement and replication in distributed caches. In: Proceedings of ISCA, pp 184–195
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
About this article
Cite this article
Modarressi, M., Sarbazi-Azad, H. Leveraging dark silicon to optimize networks-on-chip topology. J Supercomput 71, 3549–3566 (2015). https://doi.org/10.1007/s11227-015-1448-2
Published:
Issue Date:
DOI: https://doi.org/10.1007/s11227-015-1448-2