Skip to main content

Advertisement

Springer Nature Link
Log in

Development and Analysis of Novel Mesh of Tree-based embedded FPGA

  • Published:
The Journal of Supercomputing Aims and scope Submit manuscript

Abstract

The eFPGA IPs are made up of logic components connected by a routing network. The target architecture is a key feature of eFPGA development. There have been two main families of architecture: matrix and hierarchical topologies. The mesh architecture is distinguished by its genericity and regularity, but approximately 90% of the area is used by the routing network and just 10% by the logic blocks. Hierarchical architecture reduces this effect by on average 56% but increases the size of the critical path and causes the scalability problem. The architecture proposed in this paper will mix the benefits of the two existing architectures. This paper, therefore, proposes a Mesh of Tree architecture that maintains a strong balance between area density and layout scalability. To the best of our knowledge, this is the first eFPGA circuit with a mixing matrix and hierarchical architectures in a new eFPGA architecture. We compared the proposed eFPGA by Tree-based and Mesh of Cluster eFPGA in terms of area, power dissipation, performance and frequency. Mesh of Tree eFPGA imposes an area overhead but has a straightforward advantage in terms of performance for architectures with a size greater than 64 LUTs. The results of the experiments demonstrate that the proposed Mesh of Tree architecture has strong physical scalability: Once the layout of the nodes is generated, it can be used to create matrix layouts of the target size and shape factor.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Subscribe and save

Springer+ Basic
$34.99 /Month
  • Get 10 units per month
  • Download Article/Chapter or eBook
  • 1 Unit = 1 Article or 1 Chapter
  • Cancel anytime
Subscribe now

Buy Now

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10
Fig. 11
Fig. 12
Fig. 13
Fig. 14
Fig. 15
Fig. 16
Fig. 17
Fig. 18
Fig. 19
Fig. 20
Fig. 21
Fig. 22
Fig. 23

Similar content being viewed by others

Data availability statement

The manuscript has no associated data.

References

  1. Ahmed SZ, Eydoux J, Rougé L, Cuelle JB, Sassatelli G, Torres L (2009) Exploration of power reduction and performance enhancement in leon3 processor with esl reprogrammable efpga in processor pipeline and as a co-processor. In: Proceedings of the Conference on Design, Automation and Test in Europe, pp. 184–189. European Design and Automation Association

  2. Ahmed SZ, Fernandez M, Sassatelli G, Torres L(2009) efpga architecture explorations: Cad & silicon analysis of beyond 90nm technologies to investigate new dimensions of future innovations

  3. Amouri E, Blanchardon A, Chotin-Avot R, Mehrez H, Marrakchi Z (2013) Efficient multilevel interconnect topology for cluster-based mesh fpga architecture. In: 2013 International Conference on Reconfigurable Computing and FPGAs (ReConFig), pp. 1–6. IEEE

  4. Bollengier T, Lagadec L, Najem M, Le Lann J.C, Guilloux P (2017) Soft timing closure for soft programmable logic cores: The argen approach. In: International Symposium on Applied Reconfigurable Computing, pp. 93–105. Springer

  5. Chaudhuri S, Danger JL, Guilley S (2007) Efficient modeling and floorplanning of embedded-fpga fabric. In: 2007 International Conference on Field Programmable Logic and Applications, pp. 665–669. IEEE

  6. Chtourou S, Abid M, Pangracious V, Amouri E, Marrakchi Z, Mehrez H (2014) Three-dimensional mesh of clusters: An alternative unified high performance interconnect architecture for 3d-fpga implementation. In: 2014 International 3D Systems Integration Conference (3DIC), pp. 1–7. IEEE

  7. Chtourou S, Marrakchi Z, Amouri E, Pangracious V, Abid M, Mehrez H (2016) Improvement of cluster-based mesh fpga architecture using novel hierarchical interconnect topology and long routing wires. Microproc Microsyst 40:16–26

    Article  Google Scholar 

  8. Farooq U, Marrakchi Z, Mehrez H (2012) Fpga architectures: An overview. Tree-based heterogeneous FPGA architectures. Springer, London, pp 7–48

    Chapter  Google Scholar 

  9. Farooq U, Marrakchi Z, Mehrez H (2012) Tree-based heterogeneous FPGA architectures: application specific exploration and optimization. Springer Science & Business Media, USA

    Book  Google Scholar 

  10. Farooq U, Marrakchi Z, Mrabet H, Mehrez H (2008) The effect of lut and cluster size on a tree based fpga architecture. In: 2008 International Conference on Reconfigurable Computing and FPGAs, pp. 115–120. IEEE

  11. Guerrier P, Greiner A (2008) A generic architecture for on-chip packet-switched interconnections. In: Design, Automation, and Test in Europe, pp. 111–123. Springer

  12. Hsiung PA, Santambrogio MD, Huang CH (2018) Reconfigurable system design and verification. CRC Press, London

    Book  Google Scholar 

  13. Janßen B, Schwiegelshohn F, Koedam M, Duhem F, Masing L, Werner S, Huriaux C, Courtay A, Wheatley E, Goossens K., et al (2015)Designing applications for heterogeneous many-core architectures with the flextiles platform. In: 2015 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS), pp. 254–261. IEEE

  14. Kamar S, Fouda A, Zekry A, El-Mahdy A (2017) Fpga implementation of rs codec with interleaver in dvb-t using vhdl. Int J Eng & Technol 6(4):171–180

    Article  Google Scholar 

  15. Kim JK, Oh JH, Hwang GB, Gwon OS, Lee SE (2020) Design of low-power soc for wearable healthcare device. J Circuit Syst Comput 29(06):2050085

    Article  Google Scholar 

  16. Kuon I, Tessier R, Rose J, et al (2008) Fpga architecture: Survey and challenges. Foundations and trends® in electronic design automation 2(2): 135–253.

  17. Le Lann JC, Bollengier T, Najem M, Lagadec L (2018) An integrated toolchain for overlay-centric system-on-chip. In: 2018 13th International Symposium on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC), pp. 1–8. IEEE

  18. Leiserson CE (1985) Fat-trees: universal networks for hardware-efficient supercomputing. IEEE Trans Comput 100(10):892–901

    Article  Google Scholar 

  19. Lemieux G, Lewis D (2002) Circuit design of routing switches. In: Proceedings of the 2002 ACM/SIGDA tenth International Symposium on Field-Programmable Gate Arrays, pp. 19–28

  20. Marrakchi Z, Mrabet H, Farooq U, Mehrez H (2009) Fpga interconnect topologies exploration. Int J Reconfigurable Comput 2009:6

    Article  Google Scholar 

  21. Marrakchi Z, Mrabet H, Mehrez H (2005) Hierarchical fpga clustering to improve routability. In: research in microelectronics and electronics, 2005 PhD, vol. 1, pp. 165–168. IEEE

  22. Martin G, Cavalli D, Firmin F (2019) Embedded fpga with multiple configurable flexible logic blocks instantiated and interconnected by abutment . US Patent App. 16/175,671

  23. Rose J, Luu J, Yu C.W, Densmore O, Goeders J, Somerville A, Kent K.B, Jamieson P, Anderson J (2012) The vtr project: architecture and cad for fpgas from verilog to routing. In: Proceedings of the ACM/SIGDA International Symposium on Field Programmable Gate Arrays, pp. 77–86

  24. Saidi H, Turki M, Marrakchi Z, Abid M, Obeid A (2021) Soft-core embedded fpga based system on chip. Analog Integr Circ Sig Proc 109(3):517–533

    Article  Google Scholar 

  25. Saidi H, Turki M, Marrakchi Z, Ahmed HB, Obeid A, Abid M (2021) Exploration of word width and cluster size effects on tree-based embedded fpga using an automation framework. J Circuits Syst Comput p. 2150241

  26. Saidi H, Turki M, Marrakchi Z, Obeid A, Abid M (2020) Implementation of reed solomon encoder on low-latency embedded fpga in flexible soc based on arm processor. In: 2020 International Wireless Communications and Mobile Computing (IWCMC), pp. 1347–1352. IEEE

  27. Saidi H, Turki M, Marrakchi Z, Obeid A, Abid M (2020) Novel synthesizable efpga based on island network with multilevel switch boxes. In: 2020 IEEE/ACS 17th International Conference on Computer Systems and Applications (AICCSA), pp. 1–6. IEEE

  28. Saidi H, Turki M, Marrakchi Z, Saleh M.B, Abid M (2019) New cad tools to configure tree-based embedded fpga. In: 2019 International Conference on High Performance Computing & Simulation (HPCS), pp. 643–649. IEEE

  29. Sinwar D, Kaushik R (2014) Study of euclidean and manhattan distance metrics using simple k-means clustering. Int J Res Appl Sci Eng Technol 2(5):270–274

    Google Scholar 

  30. Zied M, Hayder M, Emna A, Habib M (2008) Efficient tree topology for fpga interconnect network. In: Proceedings of the 18th ACM Great Lakes symposium on VLSI, pp. 321–326

Download references

Acknowledgements

This work was supported by CES Research Laboratory, National School of Engineering of Sfax, Mentor Graphics Tunisia, King Abdulaziz City for Science and Technology (KACST), and the Digital Research Center of Sfax (CRNS) under a research grant (project no. 35/1012)

Author information

Authors and Affiliations

  1. CES Research Laboratory, National Engineering School of Sfax, Sfax, Tunisia

    Hajer Saidi, Mariem Turki & Mohamed Abid

  2. Digital Research Center of Sfax, CRNS, Sfax, Tunisia

    Hajer Saidi & Mohamed Abid

  3. Mentor Graphics, A Siemens Business, Tunis, Tunisia

    Zied Marrakchi

  4. National Electronics and Photonics Technology Center, King Abdulaziz City for Science and Technology, KACST, Riyadh, Saudi Arabia

    Abdulfattah Obeid

Authors
  1. Hajer Saidi
    View author publications

    You can also search for this author inPubMed Google Scholar

  2. Mariem Turki
    View author publications

    You can also search for this author inPubMed Google Scholar

  3. Zied Marrakchi
    View author publications

    You can also search for this author inPubMed Google Scholar

  4. Mohamed Abid
    View author publications

    You can also search for this author inPubMed Google Scholar

  5. Abdulfattah Obeid
    View author publications

    You can also search for this author inPubMed Google Scholar

Corresponding author

Correspondence to Hajer Saidi.

Ethics declarations

Conflict of interest

The authors declare that they have no conflict of interest.

Additional information

Publisher's Note

Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Saidi, H., Turki, M., Marrakchi, Z. et al. Development and Analysis of Novel Mesh of Tree-based embedded FPGA. J Supercomput 78, 17689–17720 (2022). https://doi.org/10.1007/s11227-022-04569-2

Download citation

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s11227-022-04569-2

Keywords