Skip to main content

Advertisement

SpringerLink
Log in

Novel optimized ultra-dense 1-bit magnitude comparator design in quantum-dot cellular automata technology based on MV32 gate

  • Published:
The Journal of Supercomputing Aims and scope Submit manuscript

Abstract

Quantum-dot cellular automata (QCA) are based on the nanoscale and used as an alternative for Complementary Metal Oxide (CMOS) semiconductor technology. The main feature that attracts researchers in the VLSI domain of QCA is the ultra-dense structures with less power consumption and fewer transistors count. This paper presents a low energy dissipation 1-bit magnitude comparator using modified MV32 gates with minimum area. The simulation results of the proposed design have a value of 2.05 meV as total energy dissipation and 0.198 meV as average energy dissipation per cycle. Being at the nanoscale, the possibility of defects must be explored and analyzed. Therefore, the single missing cell analysis for the MV32 gate is carried out and presented in this paper. The hardware description language model is developed to analyze the faults caused by the single missing cell defects in the MV32 gate. At last, the proposed comparator is analyzed under the single missing cell defect to prove its fault tolerance.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10
Fig. 11
Fig. 12
Fig. 13
Fig. 14
Fig. 15
Fig. 16
Fig. 17

Similar content being viewed by others

Data availability statement

The datasets generated and analyzed during the current study are available from the corresponding author on reasonable request.

References

  1. Lent CS, Tougaw PD, Porod W, Bernstein GH (1993) Quantum cellular automata. Nanotechnology 4(1):49–57

    Article  Google Scholar 

  2. Jeon JC, Yoo KY (2005) Low-Power Exponent Architecture in Finite Fields. In: IEEE Proceedings - Circuits, Devices and Systems, IET Press, pp 573–578.

  3. Erniyazov S, Jeon J (2018) C: area efficient magnitude comparator based on QCA. Adv Sci Technol Lett 150:75–79

    Article  Google Scholar 

  4. Tripathi D, Wairya S (2001)A Cost-Efficient Magnitude Comparator and Error Detection Circuits for Nano- Communication. In Inventive Systems and Control, Springer, Singapore, pp 239–254.

  5. Deng F, Xie G, Zhang Y, Peng F, Lv H (2017) A novel design and analysis of comparator with XNOR Gate for QCA. Microprocess Microsyst 55:131–135

    Article  Google Scholar 

  6. Tripathi D, Sana S, Wairya S (2020) Cell optimization and realization of MGDI and QCA based combinational logic circuits for nanotechnology applications. In: 2020 IEEE 17th India council international conference (INDICON) IEEE, pp 1–8

  7. Sharma VK (2021) Optimal design for digital comparator using QCA nanotechnology with energy estimation. Int J Numer Model Electron Networks Devices Fields 34(2):335–339

    Article  Google Scholar 

  8. Jeon JC (2020) Low-complexity QCA universal shift register design using multiplexer and D flip-flop based on electronic correlations. J Supercomput 76(8):6438–6452

    Article  Google Scholar 

  9. Majeed AH, Zainal MS, Alkaldy E, Nor DM (2020) Single-Bit Comparator in Quantum-Dot Cellular Automata (QCA) Technology Using Novel QCA-XNOR Gates. Journal of Electronic Science and Technology, p 100078.

  10. Khan A, Arya R (2021) High Performance Nanocomparator. A Quantum dot Cellular Automata-based Approach. The Journal of Supercomputing, pp 1–17.

  11. Efstathiou C, Kitsos P (2021) Efficient majority logic magnitude comparator design. Microprocess Microsyst 82:103832

    Article  Google Scholar 

  12. Gao M, Wang J, Fang S, Nan J, Daming L (2020)A New Nano Design for Implementation of a Digital Comparator based on Quantum-dot Cellular Automata. International Journal of Theoretical Physics, 1–10

  13. Ahmed S, Bhat S. M, Kakkar mV (2020)Design of Efficient 1-bit Comparator in Quantum-dot Cellular Automata Nano-computing. In: 2020 IEEE-HYDCON. IEEE, pp 1–6.

  14. Save, Kshitija, Siddhi Gudhekar, Debashrita Panicker, and Sankit R. Kassa (2020) A Novel Design of 1-bit Comparator using Quantum-dot Cellular Automata. pp 41–46.

  15. Qadri SUR, Bangi ZA, Banday MT, Bhat GM, Beigh MR (2020) A novel comparator- a cryptographic design in quantum-dot cellular automata. Int J Dig Signals Smart Syst 4(1–3):113–132

    Google Scholar 

  16. Safaiezadeh B, Mahdipour E, Haghparast M et al (2021) Design and simulation of efficient combinational circuits based on a new XOR structure in QCA technology. Opt Quantum Electron 53:684

    Article  Google Scholar 

  17. Tougaw P, Douglas Caig Lent S (1997) Logical devices implemented using quantum cellular automata. J Appl Phys 75(3):1818–1825

    Article  Google Scholar 

  18. Safavi A, Mosleh M (2018) A new efficient QCA full adder based on suggested MV32 gate. Int J Nanosci Nanotechnol 12(1):55–69

    Google Scholar 

  19. Dhare VH, Mehta US (2018) Multiple missing cell defect modeling for QCA devices. J Electron Test 34:623–641

    Article  Google Scholar 

  20. Das JC, De D (2015) Reversible comparator design using quantum dot-cellular automata. IETE J Res 62:323–330

    Article  Google Scholar 

  21. Lampreht B, Stepancic L, Vizec I (2008) Quantum-Dot Cellular Automata Serial Comparator. In: 11th IEEE Euro micro Conference on Digital System Design Architectures, Methods and Tools, pp 447–452.

  22. Shafi MA, Bahar AN (2016) Optimized design and performance analysis of novel comparator and full adder in nanoscale. Cogent Eng 3:1–14

    Google Scholar 

  23. Qiu K.M, Xia YS (2007) Quantum-Dots Cellular Automata Comparator. 7th IEEE International Conference on ASIC, IEEE Press, Guilin, China.pp 1297–1300.

  24. Xia YS, Qiu KM (2009) Comparator design based on quantum-dot cellular automata. J Electron Inf Technol 31:1517–1520

    Google Scholar 

  25. Erniyazov S, Jeon J-C (2018) Area efficient magnitude comparator based on QCA. Adv Sci Technol Lett 150:75–79

    Article  Google Scholar 

  26. Ke-ming Q and Yin-shui X (2007) Quantum Dots Cellular Automata Comparator. In: 7th International Conference on ASIC, ASICON, pp 1297–1300.

  27. Ghosh B, Gupta S, Kumari S (2012) Quantum Dot Cellular Automata Magnitude Comparators. In: 2012 IEEE International Conference on Electron Devices and Solid State Circuit (EDSSC), pp 1–2.

  28. Lampreht B,Stepancic L, Vizec I (2008) Quantum-dot Cellular Automata Serial Comparator. Digital System Design Architecture, Methods and Tools, IEEE Conf. pp 447–452.

  29. Qiu KM, Xia YS (2007) Quantum-dots Cellular Automata Comparator, ASIC, 7th IEEE Conf., 1297– 1300,

  30. Hayati M, Rezaei A (2012) Design and optimization of full comparator based on quantum-dot cellular automata. ETRI J 34:284–287

    Article  Google Scholar 

  31. Xia YS, Qiu KM (2009) Comparator design based on quantum-dot cellular automata. J Electron Inform Technol 31:1517–1520

    Google Scholar 

  32. Ajitha D, Ramanaiah KV, Sumalatha V (2014)A novel design of cascading serial bit-stream magnitude comparator using QCA, Advances in Electronics, Computers and Communications (ICAECC), pp 1–6

  33. Thapliyal Roohi H, Demara RF (2015) Wire crossing constrained QCA circuit design using bilayer logic decomposition. Electron. Lett. 51:1677–1679

    Article  Google Scholar 

  34. Xia Y-S, Qiu K-M (2009) Comparator design based on quantum-dot cellular automata. J Electron Inf Technol 31(6):1517–1520

    Google Scholar 

  35. Bahrepour D (2015) A novel full comparator design based on quantum-dot cellular automata. Intl J Inf Electron Eng 5(6):406–410

    Google Scholar 

  36. Hayati M, Rezaei A (2012) Design and optimization of full comparator based on quantum-dot cellular automata. ETRI J 34(2):284–287

    Article  Google Scholar 

  37. Umira S, Qadri R, Bangi Z, and Banday MT(2018) A Novel Comparator-A Cryptographic Design in Quantum Dot Cellular Automata. International Conference on Sustainable Energy, Electronics, and Computing Systems (SEEMS) IEEE, pp 1–10.

Download references

Author information

Authors and Affiliations

  1. Department of Electrical and Computer Engineering, National University of Singapore, 21 Lower Kent Ridge Road, Singapore, 119077, Singapore

    Nehru Kandasamy

  2. Department of Electronics and Communication Engineering, Institute of Technology, Nirma University, Ahmedabad, India

    Vaishali Dhare

  3. Department of Electrical Electronics and Communication Engineering, GITAM University, Bengaluru, India

    Nagarjuna Telagam

Authors
  1. Nehru Kandasamy
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Vaishali Dhare
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Nagarjuna Telagam
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Vaishali Dhare.

Additional information

Publisher's Note

Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Kandasamy, N., Dhare, V. & Telagam, N. Novel optimized ultra-dense 1-bit magnitude comparator design in quantum-dot cellular automata technology based on MV32 gate. J Supercomput 78, 18666–18690 (2022). https://doi.org/10.1007/s11227-022-04604-2

Download citation

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s11227-022-04604-2

Keywords

Search

Navigation