Abstract
Congestion is an important issue in networks and significantly affects network performance. Various congestion control mechanisms have been proposed for the Internet, interconnection networks, etc. However, they are not suitable for network–on-chip systems. Based on the requirements of chip designs, we propose a new distributed congestion control mechanism for network–on-chip systems in this paper. The mechanism uses a new detection metric, the length of the occupied source buffer, to detect network congestion. The new metric is more accurate compared with others. Using the new metric, the congestion information can be directly obtained inside a node. This allows the mechanism to be fully distributed and without requiring any global information. In addition, the presence of real time traffic is considered. Throttling is not required for such traffic to provide QoS. An asymmetric router architecture with additional congestion control unit is also proposed to facilitate the implementation of the new congestion control mechanism. The overhead is relatively low, about 1.79% overhead in area and 2.06 mW in power consumption. The simulations are carried out in OPNET. The results show that our congestion control mechanism alleviates performance degradation for loads beyond saturation, and maintains adequate levels of throughput at higher loads. The new mechanism achieves better network performance than others under different traffic patterns and network sizes.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
Benini, L., & De Micheli, G. (2002). Networks on chip: a new paradigm for systems on chip design. In Design, automation and test in Europe conference and exhibition, 2002.
Lee, S., Lee, K., Song, S., & Yoo, H. (2005). Packet-switched on-chip interconnection network for system-on-chip applications. IEEE Transactions on Circuits and Systems II: Express Briefs, 52(6), 308–312.
Shin, D., Gerstlauer, A., Dömer, R., & Gajski, D. D. (2005). Automatic network generation for system-on-chip communication design. In CODES+ISSS 2005 (pp. 255–260).
Goossens, K., Dielissen, J., & Radulescu, A. (2005). Æthereal network on chip: concepts, architectures and implementations. IEEE Design and Test of Computers, 22(5), 414–421.
Guerrier, P., & Greiner, A. (2000). A generic architecture for on-chip packet-switched interconnections. In Proceedings of the design automation and test in Europe (DATE) (pp. 250–256) 2000.
Osso, M. D., Biccari, G., Giovannini, L., Bertozzi, D., & Benini, L. (2003). Xpipes: a latency insensitive parameterized network-on-chip architecture for multi-processor SoCs. In Proceedings of 21st international conference on computer design (ICCD) (pp. 536–539) 2003.
Tannenbaum, A. S. (2002). Computer networks (4th edn.). Upper Saddle River: Prentice Hall PTR.
Thottethodi, M., Lebeck, A. R., & Mukherjee, S. S. (2004). Exploiting global knowledge to achieve self-tuned congestion control for k-ary n-cube networks. IEEE Transactions on Parallel and Distributed Systems, 15(3), 257–272.
Baydal, E., López, P., & é Duato, J. (2005). A family of mechanisms for congestion control in wormhole networks. IEEE Transactions on Parallel and Distributed Systems, 16(9), 772–784.
Baydal, E., & López, P. (2003). A robust mechanism for congestion control: INC. In 9th international Euro-par conference on parallel processing (pp. 958–968) 2003.
Gu, H., Wang, K., Ke, C., Wang, C., & Kang, G. (2007). A new inner congestion control mechanism in terabit routers. In Eighth ACIS international conference on software engineering, artificial intelligence, networking, and parallel/distributed computing (Vol. 3, pp. 178–181) 2007.
Smai, A., & Thorelli, L. (1998). GRCC reactive congestion control in multicomputer networks. In Proceedings of the fifth int’l conf. high performance computing (pp. 179–186) 1998.
Hu, J., & Marculescu, R. (2004). DyAD smart routing for networks on chip. In Proceedings of the 41st design automation conference (pp. 263–263) 2004.
van den Brand, J. W., Ciordas, C., Goossens, K., & Basten, T. (2007). Congestion-controlled best-effort communication for networks-on-chip. In Proceedings of the design, automation and test in Europe conference and exhibition (DATE) (pp. 1–6) 2007.
Talebi, M. S., Jafari, F., Khonsari, A., et al. (2007). A novel congestion control scheme for elastic flows in network-on-chip based on sum-rate optimization. In Lecture notes in computer science : Vol. 4707. ICCSA 2007 (pp. 398–409). Berlin: Springer.
Marescaux, T., Rangevall, A., Nollet, V., Bartic, A., & Corporaal, H. (2005). Distributed congestion control for packet switched networks on chip. In Proceedings of the international conference ParCo, 2005.
Dally, W., & Towles, B. (2004). Principles and practices of interconnection networks. San Mateo: Morgan Kaufmann.
OPNET Modeler (2007). OPNET Modeler manuals, MIL 3, Inc. 3400 International Drive NW, Washington DC 20008 USA.
Newman, D. (2001). Internet Core Router Test. www.lightreading.com, 2001.
Duato, J. (1993). A new theory of deadlock-free adaptive routing in wormhole networks. IEEE Transactions on Parallel and Distributed Systems, 4, 1320–1331.
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
About this article
Cite this article
Gu, H., Xu, J., Wang, K. et al. A new distributed congestion control mechanism for networks on chip. Telecommun Syst 44, 321–331 (2010). https://doi.org/10.1007/s11235-009-9257-7
Published:
Issue Date:
DOI: https://doi.org/10.1007/s11235-009-9257-7