Abstract
Embedded digital signal processing (DSP) systems are usually associated with real time constraints and/or high data rates such that fully software implementations are often not satisfactory. In that case, mixed hardware/software implementations are to be investigated. This paper presents the design of a HW/SW G.729 voice decoder dedicated to embedded systems. The decoder has been built around, on the one hand a reconfigurable digital circuit (FPGA) to achieve the so called IP hardware part—the autocorrelation computation—using a linear systolic array, and on the other hand a digital signal processor (DSP) for the remainder of the algorithm. Apart such an implementation is typically driven by the use of reusable component (IP) it is of great interest for new G729-based applications such as Voice over IP (VoIP) for example. It results in an overall reduction of the execution time per frame. Another interesting point is the design of a parameterizable autocorrelation block which can be useful for a wide range of applications such as GSM 13 Kbit/s, APC 9.6 Kbit/s and G723 6.3 Kbit/s and 5.3 Kbit/s. In the G729 context and using a V50 Virtex FPGA, the execution time of this function is 10 times faster than a TMS320C6201 DSP implementation.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
H. Chang, L. Cooke, M. Hunt, G. Martin, A. McNelly, and L. Todd, Surviving the SoC Revolution, Kluwer Academic Publishers, 1999.
M. Olivarez and J. Denison, “Methodology and Infrastructure for Design Reuse,” in Intern. Workshop on IP-Based Synthesis and Soc Design, Grenoble, France, 2000, pp. 9–13.
“Coding of speech at 8 kbit/s using conjugate-structure algebraic-code-excited linear-prediction (Cs-Acelp),” ITU-T Recommendation G.729, 03-1996.
B.S. Atal and M.R Schroeder, “Code-Excited Linear Prediction (CELP): High Quality Speech at Very Low Bit Rates,” Proceeding ICASSP, June 1985, pp. 937–940
J.P. Woodard and L. Hanzo, “Improvements to the Analysis-by-Synthesis Loop in CELP Codecs,” in Proceeding of the Radio Receiver RARs'95 Bat UK, Sept. 1995, pp. 114–118.
H.M. Zhang and P. Duhamel, “Doubling Levinson/Schur Algorithm and its Implementation,” in Proc. ICASSP 1989, Glasgow, May 1989.
B.S. Atal and M.R. Schroder, “Linear Prediction Analysis of Speech Based on Pole Zero Representation,” Journal of Acoust Soc of Amer, vol 64 no. 5, 1978, pp. 1310–1328
X.M. Gao, X.Z. Gao, M.A Tanskanen, and S. Jovaska, “Power Prediction in Mobile Communication Systems Using an Optimal Neural-Network Structure,” IEEE Transaction on Neural Networks, vol 8, n° 6, 1997, pp. 1446–1455
P. Delsarte and Y. Genin, “The Split Levinson Algorithm,” IEEE Trans. ASSP-34, June 1986, pp. 470–478
R. Hagen and P. Hedelin, “Spectral Coding by LSP Frequencies- Scalar and Segmented VQ-Methods,” IEE Proceedings-I, vol. 139, no. 2, 1992, pp. 118–122
N. Sugamora and F. Itakura, “Speech Analysis and Synthesis Methods Developed at ECL in NTT- From LPC to LSP,” Speech Communication, June 1986, pp. 199–215.
R. Salami, C. Laflamme, J.P. Adoul and A. Kataoka, “Design and Description of CS-ACELP: Atoll Quality 8 Kbit/s Speech Coder,” IEEE Transaction on Speech and Audio Processing, vol. 6, no. 2, 1998.
P. Zador, “Asymptotic Quantization Error of Continuous Signals and the Quantization Dimension,” IEEE Trans. on Information Theory, vol. IT-28, 1982, pp. 139–149
M. Olivarez and J. Denison, “Methodology and Infrastructure for Design Reuse,” Intern. Workshop on IP-Based Synthesis and Soc Design, Grenoble, France, 2000, pp. 9–13.
Virtual Socket - VSIA Alliance - http://www.vsia.org.
A. Tripathi, S. Verma, and D.D. Gajski, “G.729E Algorithm Optimization for ARM926EJ-S Processor,” Technical Report CECS-03-09, March 21, 2003.
L. Cali, F. Lertora, M. Besana, and M. Borgatti, “CO-Design Method Enables Speech Recognition SoC,” EETimes Network, http://CommsDesign.com, Nov. 6, 2001.
“DM11 Hardware Reference,” AG Electronics, 1999.
DM11 FPGA Design Package Release 3.0.2, July 19, 2001
XILINX. Virtex Series Configuration Architecture User Guide Application Note. http://www.xilinx.com/xapp/xapp151.pdf 2000.
E. Casseau and D. Degrugillier, “A Linear Systolic Array for LU decomposition,” VLSI Design 94, Proceedings of the 7th International Conference on VLSI Design, Calcutta, India, 1994, pp. 353–358
C. Tayou, P. Quinton, S. V. Rajopadhye and T. Risset “Derivation of Systolic Algorithms for the Algebraic Path Problem by Recurrence Transformations,” Parallel Computing, vol. 26, no. 11, 2000, pp. 1429–1445.
Author information
Authors and Affiliations
Corresponding author
Additional information
Fatma Sayadi is Ph.D. student at Faculty of Sciences, Monastir, Tunisia in collaboration with the LESTER Laboratory, University de Bretagne Sud, Lorient, France. She is a member of Laboratory of Electronics and Micro-Electronics. His researches interest, the implementation of Digital Signal, high level design using VHDL language, Hardware/Software Co-design.
Emmanuel Casseau received his Ph.D Degree in Electrical Engineering in 1994. He is currently an Associate Professor in the Electronic Department at the University de Bretagne Sud, Lorient, France. He is also in charge of the IP project of the Lester Lab., University de Bretagne Sud. His research interests include system design, high-level synthesis, virtual components and SoCs.
Mohamed Atri born in 1971, received his Ph.D. Degree in Micro-electronics from the Science Faculty of Monastir in 2001. He is currently a member of the Laboratory of Electronics & Micro-electronics. His research includes Circuit and System Design, Network Communication, IPs and SoCs.
Mehrez Marzougui received the B.Sc. degree from University of Science and Technology (electronic option), Monastir, Tunisia, and the M.Sc. degree in electronic from the same university in 1996 and 1998 respectively. Since 1998, he has been a Ph.D. candidate in Electronic and Micro-electronic laboratory at the University of Sciences and Technology, Monastir, Tunisia. His research interests include hardware/software co-verification and high-level synthesis.
Rached Tourki was born in 1948. He received the B.S. degree in Physics (Electronics option) from Tunis University, in 1970; the M.S. and the Doctorat de 3eme cycle in Electronics from Institut d'Electronique d'Orsay, Paris-south University in 1971 and 1973 respectively. From 1973 to 1974 he served as microelectronics engineer in Thomson-CSF. He received the Doctorat d'etat in Physics from Nice University in 1979. Since this date he has been professor in Microelectronics and Microprocessors with the physics department, Faculte des Sciences de Monastir.
Eric Martin born in 1961, is a Full Professor at the University of South Brittany in Lorient, France. His interest includes the implementation of Digital Signal and Image Processing and high-level design methods for dedicated circuits.
Rights and permissions
About this article
Cite this article
Sayadi, F., Casseau, E., Atri, M. et al. G729 Voice Decoder Design. J VLSI Sign Process Syst Sign Image Video Technol 42, 173–184 (2006). https://doi.org/10.1007/s11265-005-4180-y
Received:
Revised:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s11265-005-4180-y