Abstract
The continuous increase of the computational power of programmable processors has established them as an attractive design alternative, for implementation of the most computationally intensive applications, like video compression. To enforce this trend, designers implementing applications on programmable platforms have to be provided with reliable and in-depth data and instruction analysis that will allow for the early selection of the most appropriate application for a given set of specifications. To address this need, we introduce a new methodology for early and accurate estimation of the number of instructions required for the execution of an application, together with the number of data memory transfers on a programmable processor. The high-level estimation is achieved by a series of mathematical formulas; these describe not only the arithmetic operations of an application, but also its control and addressing operations, if it is executed on a programmable core. The comparative study, which is done using three popular processors (ARM, MIPS, and Pentium), shows the high efficiency and accuracy of the methodology proposed, in terms of the number of executed (micro-)instructions (i.e. performance) and the number of data memory transfers (i.e. memory power consumption). Using the proposed methodology we estimated an average deviation of 23% in our estimated figures compared with the measurements taken from the real execution on the CPUs.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
Austin, T., The SimpleScalar Tool Set, version 3.0. SimpleScalar LLC.
D. Bacon, S. Graham and O. Sharp, ‘Compiler transformations for high-performance computing.’ ACM Comput. Surv. 26(4), 1994, pp. 345–420.
D. Soudris, N. Zervas, A. Argyriou, M. Dasygenis, K. Tatas, C. Goutis and A. Thanailakis, ‘Data-Reuse and Parallel Embedded Architectures for Low-Power, Real-Time Multimedia Applications.’ in Proc. of 10th Int. Workshop PATMOS 2000 Gottigen, Germany, 2000, pp. 243–254.
F. Catthoor, F. Franssen, S. Wuytack, L. Nachtergaele and H. De Man, Global communication and memory optimizing transformations for low power signal processing systems, VLSI Signal Processing VII. New York: IEEE Press, 1994.
F. Catthoor, K. Danckaert, K.K. Kulkarni, E. Brockmeyer, P. G. Kjeldsberg, T. van Achteren and T. Omnes, Data Access and Storage Management for Embedded Programmable Processors. Kluwer Academic Publishers, Boston, 2002.
F. Catthoor, S. Wuytack, G.E. de Greef, F. Banica, L. Nachtergaele and A. Vandecappelle, Custom Memory Management Methodology. Kluwer Academic Publishers, Boston, 1998.
G. Lafruit, L. Nachtergaele, B. Vahnhoof and F. Catthoor, ‘The Local Wavelet Transform: A Memory-Efficient, High-Speed Architecture Optimized to a Region-Oriented Zero-Tree Coder.’ Integrated Computer-Aided Engineering 7(2), 2000, pp. 89–103.
I. Kadayif, M. Kandemir, N. Vijaykrishnan, M. J. Irwin and A. Sivasubramaniam, ‘EAC: A Compiler Framework for High-Level Energy Estimation and Optimization.’ Proceedings of the 2002 Design, Automation and Test in Europe Conference and Exhibition, 2002, pp. 436–442.
Intel, VTune Performance Analyzer.
J. Ramanujam, J. Hong, M. Kandemir and Narayan, ‘Reducing Memory Requirements of Nested Loops for Embedded Systems.’ 38th Automation Conference, DAC, Las Vegas, NV, USA, 2001, pp. 359–364.
J. Jain, and A. Jain, ‘Displacement measurement and its applications in intraframe image coding.’ in IEEE Trans. Communications 29, 1981.
K. Danckaert and F. Catthoor and H. De Man, ‘Platform independent data transfer and storage exploration illustrated on a parallel cavity detection algorithm.’ ACM Conference on Parrallel and Distributed Processing Techniques and Applications III, 1999, pp. 1669–1675.
K.M. Nam, J.-S. Kim, Rae-Hong Park and Y. S. Shim, ‘A fast hierarchical motion vector estimation algorithm using mean pyramid.’ IEEE Transactions on Circuits and Systems for Video Technology 5(4), 1995, pp. 344–351.
P. Kuhn, Algorithms, Complexity Analysis and VLSI, Architectures for MPEG-4 Motion Estimation. Kluwer Academic Publishers, 1999.
A.R.M. Ltd,ARM7 data sheet. ARM Project Manager for Windows, 1994.
M. Dasygenis, N. Kroupis, A. Argyriou, K. Tatas, D. Soudris and N. Zervas, ‘A memory management approach for efficient implementation of multimedia kernels on programmable architectures.’ in IEEE Computer Society Annual Workshop on VLSI (WVLSI) Orlando Florida, USA, 2001, pp. 171–176.
M. Dasygenis, N. Kroupis, K. Tatas, A. Argyriou, D. Soudris and A. Thanailakis, ‘Power and Performance Exploration of Embedded Systems Executing Multimedia Kernels.’ IEE Proc.-Comput. Digit. Tech. 149(4), 2002, pp. 164–172.
P. Panda, F. Catthoor, N. Dutt, K. Danckaert, E. Brockmeyer, C. Kulkarni, A. Vandercappelle and P. G. Kjeldsberg, ‘Data and memory optimization techniques for embedded systems.’ ACM Transactions on Design Automation of Electronic Systems (TODAES) 6, 2001.
P. Pirsch, N. Demassieux and W. Gehrke, ‘VLSI Architectures for Video Compression: A Survey.’ Proceedings of IEEE 83(2), 1995, pp. 220–246.
C. Price, MIPS IV Instruction Set, revision 3.1. Technologies, Inc., Mountain View, CA.
J. Rabaey, and M. Pedram Low Power Design methodologies. Kluwer Academic Publishers, Boston, 1999.
S. Wuytack, J. Diguet, F. Cattohoor and H. De Man, ‘Formalized methodology for data reuse: exploration for low-power hierarchical memory mappings.’ IEEE Transactions on VLSI Systems 6(4), 1998, pp. 529–537.
P. Strobach, ‘A New Technique in Scene Adaptive Coding.’ Proc. 4th Eur. Signal Processing Conf, 1998, pp. 1141–1144.
T. Araki, M. Toyokura, T. Akiyama, H. Takeno, B. Wilson and K. Aono, ‘Video DSP architecture for MPEG2 codec.’ in Proc. of International Conference On Acoustics, Speech, and Signal Processing 2, 1994, pp. 417–420.
V. Bhaskaran, K. Kostantinides Image and Video Compression Standards. Kluwer Academic Publishers, 1998.
Author information
Authors and Affiliations
Additional information
This work was supported by the project PENED ’99 ED501 funded by GSRT of the Greek Ministry of Development, and the project PRENED ’99 KE 874 funded by the Research Committee of the Democritus University of Thrace. This work was partially sponsored by a scholarship from the Public Benefit Foundation of Alexander S. Onassis (Minas Dasygenis).
Nikolaos Kroupis was born in Trikala in 1976. He receiver the engineering degree and Ms.C. degree in Department of Electrical and Computer Engineering from Democritous University of Thrace, Greece, in 2000 and 2002, respectively. Since 2002 he has been a Ph.D. student at the Laboratory of Electrical and Electronic Materials Technology. His research interests are in software/hardware co-design of embedded system for signal processing applications.
Nikos D. Zervas received a Diploma in Electrical & Computer Engineering from University of Patras, Greece in 1997. He received the Ph.D. degree in the Department of Electrical and Computer Engineering of the same University in 2004. His research interests are in the area of high-level, power optimization techniques and methodologies for multimedia and telecommunication applications. He has received an award from IEEE Computer Society in the context of Low-Power Design Contest of 2000 IEEE Computer Elements Mesa Workshop. Mr. Zervas is a member of the IEEE, ACM and of the Technical Chamber of Greece.
Minas Dasygenis was born in Thessaloniki in 1976. He received his Diploma in Electrical and Computer Engineering in 1999, from the Democritus University of Thrace, Greece, and for his diploma Thesis he was honored by The Technical Chamber of Greece and Ericsson Hellas. In 2005, he received his PhD Degree from the Democritus University of Thrace. His research interests include low-power VLSI design of arithmetic circuits, residue number system, embedded architectures, DSPs, hardware/ software codesign and IT security. He has published more than 20 papers in international journals and conferences and he has been a principal researcher in three European research projects.
Konstantinos Tatas received his degree in Electrical and Computer Engineering from the Democritus University of Thrace, Greece in 1999. He received his Ph.D. in the VLSI Design and Testing Center in the same University by June 2005. He has been employed as an RTL designer in INTRACOM SA, Greece between 2000 and 2003. His research interests include low-power VLSI design of DSP and multimedia systems, computer arithmetic, IP core design and design for reuse.
Antonios Argyriou received the degree in Electrical and Computer engineering from the Democritous University of Thrace, Greece, in 2001, and the M.S. and Ph.D. degrees in Electrical and Computer engineering from the Georgia Institute of Technology, Atlanta, in 2003 and 2005, respectively. His primary research interests include wireless networks, mobile computing and multimedia communications. He is a member of the IEEE and ACM.
Dimitrios Soudris received his Diploma in Electrical Engineering from the University of Patras, Greece, in 1987. He received the Ph.D. Degree in Electrical Engineering, from the University of Patras in 1992. He is currently working as Ass. Professor in Dept. of Electrical and Computer Engineering, Democritus University of Thrace, Greece. His research interests include low power design, parallel architectures, embedded systems design, and VLSI signal processing. He has published more than 140 papers in international journals and conferences. He was leader and principal investigator in numerous research projects funded from the Greek Government and Industry as well as the European Commission (ESPRIT II-III-IV and 5th and 6th IST). He has served as General Chair and Program Chair for the International Workshop on Power and Timing Modelling, Optimisation, and Simulation (PATMOS). He received an award from INTEL and IBM for the project results of LPGD #25256 (ESPRIT IV). He is a member of the IEEE, the VLSI Systems and Applications Technical Committee of IEEE CAS and the ACM.
Antonios Thanailakis was born in Greece on August 5, 1940. He received B.Sc. degrees in physics and electrical engineering from the University of Thessaloniki, Greece, 1964 and 1968, respectively, and the Msc. and Ph.D. Degrees in electrical engineering and electronics from UMIST, Manchester, U.K. in 1968 and 1971, respectively. He has been a Professor of Microelectronics in Dept. of Electrical and Computer Eng., Democritus Univ. of Thrace, Xanthi, Greece, since 1977. He has been active in electronic device and VLSI system design research since 1968. His current research activities include microelectronic devices and VLSI systems design. He has published a great number of scientific and technical papers, as well as five textbooks. He was leader for carrying out research and development projects funded by Greece, EU, or other organizations on various topics of Microlectronics and VLSI Systems Design (e.g. NATO, ESPRIT, ACTS, STRIDE).
Rights and permissions
About this article
Cite this article
Kroupis, N., Zervas, N., Dasygenis, M. et al. Behavioral-Level Performance and Power Exploration of Data-Intensive Applications Mapped on Programmable Processors. J VLSI Sign Process Syst Sign Image Video Technol 44, 153–171 (2006). https://doi.org/10.1007/s11265-006-7513-6
Published:
Issue Date:
DOI: https://doi.org/10.1007/s11265-006-7513-6