Abstract
This paper presents a formalized synthesis methodology for variable tapered buffer chains achieving Pareto optimal Energy-Delay (E/D) trade-offs. Much work has been done for variable tapered buffer chain design explicitly targeting energy (and/or area) minimization for a given timing constraint. In contrast this work presents an automated methodology capable of providing all existing variable tapered buffer configurations achieving Pareto optimal trade-offs in the E/D space for the full feasible range of these two metrics together with a discussion of the practically achievable trade-off range. We also provide a practical case study that illustrates the application of our techniques in load dominated logical blocks such as decoders, drivers in SRAMs and Register Files (RF) as well as interconnect buffers. We have validated our design technique via SPICE simulations based on 65 and 32 nm CMOS technology and applied it for the design and fine tuning of run-time switchable buffers within these blocks, confirming that a very wide range in delay and energy reduction (up to 30%) can be achieved when compared to solely speed optimized buffer design.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
Z. Ma et al., “Mapping the MPEG-4 Visual Texture Decoder Efficiently on a Heterogeneous Multi-processor Platform”, IEEE Signal Processing Magazine, vol. 22, no. 3, 2005, pp. 65–74.
L. Benini and G. De Micheli, “System-level Power Optimization Techniques and Tools”, ACM Transactions on Design Automation for Embedded Systems (TODAES), vol. 5, no. 2, 2000, pp. 115–192.
K. Nose, M. Hirabayashi, H. Kawaguchi, S. Lee and Sakurai T., “Vth-hopping Scheme to Reduce Subthreshold Leakage for Low-power Processors”, IEEE Journal of Solid-State Circuits, vol. 37, no. 3, 2002, pp. 413–419.
K. von Arnim, E. Borinski, P. Seegebrecht, H. Fiedler, R. Brederlow, R. Thewes, J. Berthold and C. Pacha, “Efficiency of Body Biasing in 90 nm CMOS for Low Power Digital Circuits”, Solid-State Circuits Conference, 2004. ESSCIRC 2004. Proceeding of the 30th European, 21–23 Sept. 2004, pp. 175–178
A. Srivastava, D. Sylvester and D. Blaauw, “Concurrent Sizing, Vdd and Vth Assignment for Low Power Design”, Design, Automation and Test in Europe Conference and Exhibition, 2004. Proceedings, vol. 1, 16–20 Feb. 2004, pp. 718–719.
B. Chatterjee, M. Sachdev, S. Hsu, R. Krishnamurthy and S. Borkar, “Effectiveness and Scaling Trends of Leakage Control Techniques for Sub-130 nm CMOS Technologies”, Low Power Electronics and Design, 2003. ISLPED ‘03. Proceedings of the 2003 International Symposium, 25–27 Aug. 2003, pp. 122–127.
D. Duarte, N. Vijaykrishnan, M.J. Irwin, H.-S. Kim and G. McFarland, “Impact of Scaling on the Effectiveness of Dynamic Power Reduction Schemes,” Computer Design: VLSI in Computers and Processors, 2002. Proceedings. 2002 IEEE International Conference, 16–18 Sept. 2002, pp. 382–387.
A. Agarwal et al., “Process Variation in Embedded Memories: Failure Analysis and Variation Aware Architecture”, JSSC. Society of Steel Construction of Japan, vol. 40, no. 9, 2005, pp. 1804–1814.
R. Peyman et al., “A Fanout Optimization Algorithm Based on the Effort Delay Model”, TCAD, vol. 22, no. 12, 2003, pp. 1671–1678.
V. Stojanovic, et al., “Energy-delay Tradeoffs in Combinational Logic Using Gate Sizing and supply voltage optimization”, Proc. European Solid-State Conference, 2002.
B.S. Amrutur and Horowitz, M.A., “Speed and Power Scaling of SRAM’s”, IEEE Journal of Solid-State Circuits, vol. 35, no. 2, 2000, pp. 175–185.
I. Sutherland et al., “Logical Effort: Designing Fast CMOS Circuits”, Morgan Kaufmann, San Mateo, CA, 1999.
L.W. Linholm, “An Optimized Output Stage for MOS Integrated Circuits”, IEEE Journal of Solid-State Circuits, vol. 10, no. 2, 1975, pp. 106–109.
K. Nose and T. Sakurai, “Two Schemes to Reduce Interconnect Delay in Bi-directional and Uni-directional Buses”, Symp. VLSI circuits, 2001, pp. 193–194.
A. Hua Wang, Papanikolaou, M. Miranda, F. Catthoor, “A Global Bus Power Optimization Methodology for Physical Design of Memory Dominated Systems by Coupling Bus Segmentation and Activity Driven Block Placement”, Proc. ASP-DAC, 2004, pp. 759–761.
J. M. Rabaey, A. Chandrakasan and B. Nikolic, “Digital Integrated Circuits: A Design Perspective 2nd Edition”, Pearson Education Intl., 2003.
D.J. Comer, “A Theoretical Design Basis for Minimizing CMOS Fixed Taper Buffer Area”, IEEE Journal of Solid-State Circuits, vol. 31, no. 6, 1996, pp. 865–868.
S. Ma and P. Franzon, “Energy Control and Accurate Delay Estimation in the Design of CMOS Buffers”, IEEE Journal of Solid-State Circuits, vol. 29, no. 9, 1994, pp. 1150–1153.
J.-S. Choi and K. Lee, “Design of CMOS Tapered Buffer for Minimum Power-delay Product”, IEEE Journal of Solid-State Circuits, vol. 29, no. 9, 1994, pp. 1142–1145.
S.R. Vemuru and A.R Thorbjornsen, “Variable-taper CMOS Buffers”, IEEE Journal of Solid-State Circuits, vol. 26, no. 9, 1991, pp. 1265–1269.
W. Zhao, Y. Cao, “New Generation of Predictive Technology Model for Sub-45 nm Design Exploration”, International Symposium on Quality Electronic Design, 2006. ISQED ’06.
K. Nose and T. Sakurai, “Analysis and Future Trend of Short-circuit Power”, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 19, no. 9, 2000, pp. 1023–1030.
H. Wang, M. Miranda, A.Papaniko, F. Catthoor and W. Dehaene, “Variable Tapered Pareto Buffer Design and Implementation Allowing Run-Time Configuration for Low Power Embedded SRAMs”, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 13, no. 10, 2005, pp. 1127–1135.
W. Zhao and Y. Cao, “New generation of Predictive Technology Model for sub-45 nm design exploration”, pp. 585-590, ISQED, 2006.
S.J.E Wilton and N.P. Jouppi, “CACTI 3.0: An Integrated Cache Timing, Power, and Area Model”, WRL research report 2001/2, Western Research Lab, Palo Alto.
“Design Complier User Guide”, Version W-2004.12, Synopsys Corporate.
P. Raghavan et al., “Very Wide Register: An Asymmetric Register File Organization for Low Power Embedded Processors”, Design, Automation and Test in Europe Conference and Exhibition, 2007. Proceedings. 2007, 16–20 April 2007, pp. 1–6.
Radio Broadcasting Systems, Digital Audio Broadcasting to Mobile, Portable and xed Receivers. Standard RE/JTC-00DAB-4, ETSI, ETS 300 401, May 1997.
Papaniko A., Lobmaier F., Wang H., Miranda M., Catthoor F., “A system level methodology for fully compensating process variability impact of memory organizations in periodic applications”, IEEE/ACM/IFIP Intnl. Conf. on HW/SW Codesign and System Synthesis, New York, Sept. 2005.
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
About this article
Cite this article
Wang, H., Catthoor, F., Miranda, M. et al. Synthesis of Runtime Switchable Pareto Buffers Offering Full Range Fine Grained Energy/Delay Trade-Offs. J Sign Process Syst Sign Image Video Technol 52, 193–210 (2008). https://doi.org/10.1007/s11265-007-0147-5
Received:
Revised:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s11265-007-0147-5