Abstract
This work presents an efficient architecture design for deblocking filter in H.264/AVC using a novel fast-deblocking boundary-strength (FDBS) technique. Based on the FDBS technique, the proposed architecture divides the deblocking process into three filtering modes, namely offset-based, standard-based and diagonal-based filtering modes, to reduce the blocking artifact and improve the video quality in H.264/AVC. The proposed architecture is designed in Verilog HDL, simulated with Quartus II and synthesized using 0.18 μm CMOS cells library with the Synopsys Design Compiler. Simulation results demonstrate good performance in PSNR improvement and bit-rate reduction. Additionally, verification results through physical chip design reveal that the proposed architecture design can support 1,280 × 720@30 Hz processing throughput while clocking at 100 MHz. Comparisons with other studies show the excellent properties of the proposed architecture in terms of gate count, memory size and clock-cycle/macroblock.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
T. Wiegand, G. J. Sullivan, G. Bjntegaard, and A. Luthra, “Overview of the H.264/AVC Video Coding Standard,” IEEE Trans. Circuits Syst. Video Technol., vol. 13, Jul. 2003, pp. 560–576.
T. Wiegand, Draft ITU-T Recommendation and Final Draft International Standard of Joint Video Specification (ITU-T Rec. H.264|ISO/IEC 14496-10 AVC), JVT-G050, 2003.
J. Ostermann, J. Bornans, P. List, D. Marpe, M. Narroschke, F. Pereira, T. Stockhammer, and T. Wdei, “Video Coding with H.264/AVC: Tools, Performance, and Complexity,” IEEE Circuits Syst. Mag., vol. 4, 2004, pp. 7–28.
S. Wenger, “H.264/AVC Over IP,” IEEE Trans. Circuits Syst. Video Technol., vol. 13, Jul. 2003, pp. 645–656.
S. C. Tai, Y. Y. Chen, and S. F. Sheu, “Deblocking Filter for Low Bit Rate MPEG-4 Video,” IEEE Trans. Circuits Syst. Video Technol., vol. 15, Jun. 2005, pp. 733–741.
S. C. Tai, Y. R. Chen, C. Y. Chen, and Y. H. Chen, ”Low Complexity Deblocking Method for DCT Coded Video Signals,” Proc. IEE Image Signal Process., vol. 153, Feb. 2006, pp. 46–56.
P. List, A. Joch, J. Lainema, G. Bjntegaard, and M. Karczewicz, “Adaptive Deblocking Filter,” IEEE Trans. Circuits Syst. Video Technol., vol. 13, Jul. 2003, pp. 614–619.
G. Zheng and L. Yu, “An Efficient Architecture Design for Deblocking Loop Filter,” in Proc. the Picture Coding Symp., San Francisco, California, USA, Dec. 2004.
S. C. Chang, W. H. Peng, S. H. Wang, and T. Chiang, “A Platform Based Bus-Interleaved Architecture for Deblocking Filter in H.264/MPEG-4 AVC,” IEEE Trans. Consum. Electron., vol. 51, Feb. 2005, pp. 249–255.
B. Sheng, W. Gao, and D. Wu, “An Implementation Architecture of Deblocking Filter for H.264/AVC,” Proc. IEEE Int. Conf. Image Processing, vol. 1, Oct. 2004, pp. 665–668.
V. Venkatraman, S. Krishnan, and N. Ling, “Architecture for Deblocking Filter in H.264,” in Proc. the Picture Coding Symp., San Francisco, California, USA, Dec. 2004.
L. Lingfeng, S. Goto, and T. Ikenaga, “An Efficient Deblocking Filter Architecture with 2-dimensional Parallel Memory for H.264/AVC,” Proc. Asia S. Pac. Des. Automat. Conf., vol. 1, Jan. 2005, pp. 623–626.
S. Y. Shih, C. R. Chang, and Y. L. Lin, “A Near Optimal Deblocking Filter for H.264 Advanced Video Coding,” Proc. Asia S. Pac. Des. Automat. Conf., Jan. 2006, pp. 170–175.
C. C. Cheng, T. S. Chang, and K. B. Lee, “An In-place Architecture for the Deblocking Filter in H.264/AVC,” IEEE Trans. Circuits Syst. II: Analog Digit. Signal Process., vol. 53, 2006, p. 1.
M. Sima, Y. H. Zhou, and W. Zhang, “An Efficient Architecture for Adaptive Deblocking Filter of H.264/AVC Video Coding,” IEEE Trans. Consum. Electron., vol. 50, Feb. 2004, pp. 292–296.
Y. C. Zhu and M. J. Chen, “Improvement of Adaptive Deblocking Filter in H.264,” Workshop on Consumer Electronics, Hsinchu Taiwan, Nov. 2004.
T. M. Liu, W. P. Lee, T. A. Lin, and C. Y. Lee, “A Memory-efficient Deblocking Filter for H.264/AVC Video Coding,” Proc. IEEE Int. Symp. ISCAS, vol. 3, May 2005, pp. 2140–2143.
C. C. Cheng and T. S. Chang, “An Hardware Efficient Deblocking Filter for H.264/AVC,” Proc. Int. Conf. Consumer Electron. (ICCE), Jan. 2005, pp. 235–236.
Y. W. Huang, T. W. Chen, B. Y. Hsieh, T. C. Wang, T. H. Chang, and L. G. Chen, “Architecture Design for Deblocking Filter in H.264/AVC,” Proc. IEEE Int. Conf. on Multimedia and Expo 2003, vol. 1, Jul. 2003, pp. 693–696.
G. Khurana, A. A. Kassim, T. P. Chua, and B. M. Michael, “A pipelined Hardware Implementation of in-loop Deblocking Filter in H.264/AVC,” IEEE Trans. Consum. Electron., vol. 52, May 2006, pp. 536–540.
S. D. Kim, J. H. Lee, J. M. Yang, M. H. Sunyyoo, and S. K. Oh, “Novel Instructions and their Hardware Architecture for Video Signal Processing,” IEEE Int. Symp. Circuits Syst., vol. 4, May 2005, pp. 3323–3326.
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
About this article
Cite this article
Hsu, CL., Huang, YS. A Fast-Deblocking Boundary-strength Based Architecture Design of Deblocking Filter in H.264/AVC Applications. J Sign Process Syst Sign Image Video Technol 52, 211–229 (2008). https://doi.org/10.1007/s11265-007-0149-3
Received:
Revised:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s11265-007-0149-3