Abstract
Multiple-input multiple-output (MIMO) systems are of significant interest due to their ability to increase the capacity of wireless communications systems, but for these to be useful they must also be practical for implementation in VLSI circuits. A particularly difficult part of these systems is the detector, where the optimal maximum-likelihood solution is desirable, but cannot be directly implemented due to its exponential complexity. This paper addresses this challenge and presents a digital circuit design for an 8×8 MIMO detection problem. A key feature is the integrated channel preprocessing unit, which performs the channel decomposition functions that are either omitted or performed “off-line” in other designs. The proposed device achieves near maximum likelihood bit error rate results at 57.6 Mbps. Other novelties include a high speed sorting mechanism and power saving features.






















Similar content being viewed by others
References
Garrett, D., Davis, L., ten Brink, S., Hochwald, B., & G. Knagge (2004). A 28.8 Mb/s 4×4 MIMO 3G high-speed downlink packet access receiver with normalized least mean square equalization. In IEEE international solid-state circuits conference (ISSCC) (pp. 420–421) (February).
Guo, Z., & Nilsson, P. (2006). Algorithm and implementation of the k-best sphere decoding for MIMO detection. IEEE Journal on Selected Areas in Communications, 24, 491–503 (March).
Davis, L. M., Garrett, D. C., Woodward, G. K., Bickerstaff, M. A., & Mullany, F. J. (2003). System architecture and ASICs for a MIMO 3GPP-HSDPA receiver. In 57th IEEE semiannual vehicular technology conference, 2003. VTC 2003-Spring (Vol. 2, pp. 818–822) (April).
Hochwald, B., & ten Brink, S. (2003). Achieving near-capacity on a multiple-antenna channel. IEEE Transactions on Information Theory, 51, 389–399 (March).
Knagge, G., Woodward, G., Ninness, B., & Weller, S. (2004). An optimised parallel tree search for multiuser detection with VLSI implementation strategy. In IEEE global telecommunications conference, 2004. (GLOBECOM ’04) (pp. 2440–2444) (December).
Knagge, G., Bickerstaff, M., Ninness, B., Weller, S., & Woodward, G. (2006). A VLSI 8×8 MIMO near-ML decoder engine. In IEEE workshop on signal processing systems design and implementation (SiPS06) (pp. 387–392) (October).
Verdú, S. (1986). Minimum probability of error for asynchronous Gaussian multiple-access channels. IEEE Transactions on Information Theory, 32, 85–96 (January).
Burg, A., Borgmann, M., Wenk, M., Zellweger, M., Fichtner, W., & Bolcskei, H. (2005). VLSI implementation of MIMO detection using the sphere decoding algorithm. IEEE Journal of Solid State Circuits, 40, 1566–1577 (July).
Davis, L. M. (2003). Scaled and decoupled cholesky and QR decompositions with application to spherical MIMO detection. IEEE wireless communications & networking conference (WCNC) (pp. 326–331) (March).
Knagge, G., Garrett, D. C., Venkatesan, S., & Nicol, C. (2003). Matrix datapath architecture for an iterative 4×4 MIMO noise whitening algorithm. In ACM great lakes symposium on VLSI circuits (GLSVLSI) (pp. 590–593) (April).
Sharma, N. K. (1997). Modular design of a large sorting network. In Third international symposium on parallel architectures, algorithms, and networks, 1997. (I-SPAN ’97). (pp. 362–368) (December).
Burg, A., Borgmann, M., Wenk, M., Studer, C., & Bolcskei, H. (2006). Advanced receiver algorithms for mimo wireless communications. In Proc. design automation and test in Europe conf. (DATE) (March).
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
About this article
Cite this article
Knagge, G., Bickerstaff, M., Ninness, B. et al. A VLSI 8 × 8 MIMO Near-ML Detector with Preprocessing. J Sign Process Syst Sign Image Video Technol 56, 229–247 (2009). https://doi.org/10.1007/s11265-008-0222-6
Received:
Revised:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s11265-008-0222-6