Skip to main content
Springer Nature Link
Log in

FPGA architecture of the LDPS Motion Estimation for H.264/AVC Video Coding

  • Published:
Journal of Signal Processing Systems Aims and scope Submit manuscript

Abstract

Motion estimation is a highly computational demanding operation during video compression process and significantly affects the output quality of an encoded sequence. Special hardware architectures are required to achieve real-time compression performance. Many fast search block matching motion estimation (BMME) algorithms have been developed in order to minimize search positions and speed up computation but they do not take into account how they can be effectively implemented by hardware. In this paper, we propose three new hardware architectures of fast search block matching motion estimation algorithm using Line Diamond Parallel Search (LDPS) for H.264/AVC video coding system. These architectures use pipeline and parallel processing techniques and present minimum latency, maximum throughput and full utilization of hardware resources. The VHDL code has been tested and can work at high frequency in a Xilinx Virtex-5 FPGA circuit for the three proposed architectures.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Subscribe and save

Springer+ Basic
$34.99 /Month
  • Get 10 units per month
  • Download Article/Chapter or eBook
  • 1 Unit = 1 Article or 1 Chapter
  • Cancel anytime
Subscribe now

Buy Now

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Figure 1
Figure 2
Figure 3
Figure 4
Figure 5
Figure 6
Figure 7
Figure 8
Figure 9
Figure 10
Figure 11
Figure 12
Figure 13
Figure 14
Figure 15
Figure 16
Figure 17
Figure 18

Similar content being viewed by others

References

  1. Thomas, W. (2002). Study of final committee draft of joint video specification. ITU-T Rec. H.264 | ISO/IEC 14496–10 AVC, draft 1.

  2. Richardson, I. (2002). Full search motion estimation. in Video Codec Design, pp. 99–101.

  3. Ben Atitallah, A., Kadionik, P., Masmoudi, N., & Levi, H. (2007). HW/SW FPGA architecture for a flexible motion estimation (pp. 30–33). Marrakech: IEEE International Conference on Electronics Circuits and Systems.

    Google Scholar 

  4. Ben Atitallah, A., Kadionik, P., Ghozzi, F., Nouel, P., Masmoudi, N., & Levi, H. (2007). An FPGA implementation of HW/SW codesign architecture for H.263 video coding. AEU—International Journal of Electronics and Communications, 61(9), 605–620.

    Google Scholar 

  5. Jong, H.-M., Chen, L.-G., & Chiueh, T.-D. (1994). Parallel architecture for 3-step hierarchical search block-matching algorithm. IEEE Trans. on Circuits and Systems for Video Technology, 2(4), 407–416.

    Article  Google Scholar 

  6. Li, R., Zeng, B., & Liou, M. L. (1994). A new three-step search algorithm for block motion estimation. IEEE Trans. on Circuits and Systems for Video Technology, 4(4), 438–442.

    Article  Google Scholar 

  7. Tham, Y. J., Ranganath, S., Ranganath, M., et al. (1998). A novel unrestricted center-biased diamond search algorithm for block motion estimation. IEEE Trans. on Circuits and Systems for Video Technology, 8(4), 369–377.

    Article  Google Scholar 

  8. Zhu, C., Lin, X., & Chau, L. P. (2002). Hexagon-based search pattern for fast block motion estimation. IEEE Trans. on Circuits and Systems for Video Technology, 12(5), 349–355.

    Article  Google Scholar 

  9. Gallant, M., Côté, G., Kossentini, F. (1999). An efficient computation- constrained block-based motion estimation algorithm for low bit rate video coding. IEEE Trans. Image Processing, 8(12).

  10. Samet, A., Souissi, N., Zouch, W., Ben Ayed, M. A. & Masmoudi, N. (2006). New horizontal diamond search motion estimation algorithm for H.264/AVC. Second Symposium on Communication, Control and Signal Processing, ISCCSP 2006, pp 13–15, Marrakech, Morocco.

  11. Cheung, C. H., & Po, L. M. (2002). A novel cross-diamond search algorithm for fast block motion estimation. IEEE Trans. on Circuits and Systems for Video Technology, 12(12), 1168–1177.

    Article  Google Scholar 

  12. Tourapis, A. M., Au, O. C., & Liou, M. L. (2000). Implementation of the Predictive Motion Vector Field Adaptive Search Technique (PMVFAST) algorithm in the Optimization Model 1.0. in ISO/IEC JTC1/SC29/WG11 MPEG2000/M6194, Beijing, China.

  13. Tourapis, A. M. (2002). Enhanced predictive zonal search for single and multiple frame motion estimation. Proceedings of Visual Communications and Image Processing, pp. 1069–79.

  14. Werda, I., Chaouch, H., Samet, A., Ben Ayed, M. A., Masmoudi, N. (2007). Optimal DSP-based motion estimation tools implementation for H.264/AVC Baseline Encoder. IJCSNS International Journal of Computer Science and Network Security, 7(5).

  15. Werda, I., Chaouch, H., Samet, A., Ben Ayed, M. A., Masmoudi, N. (2010). Optimal DSP-based integer motion estimation implementation for H.264/AVC baseline encoder. The International Arab Journal of information Technology, 7(1).

  16. Abdulkadir, A., Dogan, Y., & Hamzaoglu, I. (2009). A high performance hardware architecture for one bit transform based motion estimation. IEEE International Conference on Digital System Design, DSD, pp. 691–698.

  17. Tasdizen, O., Akin, A., Kukner, H., Hamzaoglu, I., & Ugurdag, H. F. (2008). High performance hardware architectures for a hexagon-based motion estimation algorithm. 16th IEEE / IFIP International Conference on VLSI—SoC, Rhodes Island, Greece.

  18. Porto, M., Agostini, L., Bampi, S., Susin, A. (2008). A high throughput and low cost diamond search architecture for HDTV motion estimation. IEEE International Conference on Multimedia and expo, ICME, pp 1033–1036.

Download references

Author information

Authors and Affiliations

  1. IMS laboratory—ENSEIRB-MATMECA, CNRS UMR 5218, University Bordeaux 1, 351, Cours de la Libération, 33 405, Talence, Cedex, France

    Moez Kthiri, Patrice Kadionik & Dominique Dallet

  2. High Institute of Electronics and Communication, BP University of Sfax, 868, 3018, Sfax, Tunisia

    Ahmed Ben Atitallah

  3. National School of Engineering, University of Sfax, BP W, 3038, Sfax, Tunisia

    Hassen Loukil & Nouri Masmoudi

Authors
  1. Moez Kthiri
    View author publications

    You can also search for this author inPubMed Google Scholar

  2. Hassen Loukil
    View author publications

    You can also search for this author inPubMed Google Scholar

  3. Ahmed Ben Atitallah
    View author publications

    You can also search for this author inPubMed Google Scholar

  4. Patrice Kadionik
    View author publications

    You can also search for this author inPubMed Google Scholar

  5. Dominique Dallet
    View author publications

    You can also search for this author inPubMed Google Scholar

  6. Nouri Masmoudi
    View author publications

    You can also search for this author inPubMed Google Scholar

Corresponding author

Correspondence to Moez Kthiri.

Rights and permissions

Reprints and permissions

About this article

Cite this article

Kthiri, M., Loukil, H., Atitallah, A.B. et al. FPGA architecture of the LDPS Motion Estimation for H.264/AVC Video Coding. J Sign Process Syst 68, 273–285 (2012). https://doi.org/10.1007/s11265-011-0614-x

Download citation

  • Received:

  • Revised:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s11265-011-0614-x

Keywords