Skip to main content
SpringerLink
Log in

A Fast Architecture for H.264/AVC Deblocking Filter Using a Clock Cycles Saving Process

  • Published:
Journal of Signal Processing Systems Aims and scope Submit manuscript

Abstract

In this paper a fast architecture for Deblocking Filter in H.264/AVC video coding standard is presented. This architecture consists of a jump circuit which can increase the processing speed. To reduce the system complexity, we consider a single port external memory to be connected to our architecture which is designed with the minimum hardware cost compared to other kinds of architecture. Accessing to the external memory is reduced by reusing stored blocks. Filtering operation is concurrent with reading/writing blocks. Simulation results show that the processing cycle count of the proposed architecture has decreased comparing to other similar architectures.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Figure 1
Figure 2
Figure 3
Figure 4
Figure 5
Figure 6

Similar content being viewed by others

Notes

  1. Advance Video Coding Group

  2. Moving Picture Experts Group

  3. Discrete Cosine Transform

References

  1. Draft ITU-T Recommendation and Final Draft international Standards of Joint Video Specification (ITU-T Rec. H.264\ISO/IEC 14496–10 AVC) (2003). Joint Video Team (JVT), Mar.2003, Doc. JVT-G050.

  2. Ostermann, J., Bormans, J., List, P., Marpe, D., Narroschke, M., Pereira, F., Stockhammer, T., Wedi, T. (2004). Video coding with H.264/AVC: tools, performance, and complexity. IEEE Circuit and Systems Magazine, pp. 7–28.

  3. Wiegand, T., Sullivan, G. J., Bjontegaard, G., Luthra, A. (2003). Overview of the H.264/AVC video coding standard. IEEE Transactions on Circuits and Systems for Video Technology, 13(7), 560–576.

    Article  Google Scholar 

  4. Richardson, I. E. (2003). H.264 and MPEG-4 video compression video coding for next-generation multimedia. The Atrium, Southern Gate, Chichester, West Sussex PO 19 8SQ, England: John Viley & Sons Ltd.

  5. Horowitz, M., Joch, A., Kossentini, F., Hallapuro, A. (2003). H.264/AVC baseline profile decoder complexity analysis. IEEE Transactions on Circuits and Systems for Video Technology. 13(7).

  6. Babionitakis, K., Doumenis, G., Georgakarakos, G., Lentaris, G., Nakos, K., Reisis, D., Sifnaios, I., Vlassopoulos, N. (2008). A real-time H.264/AVC VLSI encoder architecture. Journal of Real-Time Image Processing, 3, 1–2. March 2008, pp. 43-59(17).

    Article  Google Scholar 

  7. Khurana, G., Ashraf, A. K., Chua, T. P., Bi Mi, M. (2006). A pipelined hardware implementation of in-loop deblocking filter in H.264/AVC. IEEE Transactions on Consumer Electronics. 52(2).

  8. List, P., Joch, A., Lainema, J., Bjontegaard, G., Karczewicz, M. (2003). Adaptive deblocking filter. IEEE Transactions on Circuits System, 13, 614–619.

    Google Scholar 

  9. Chen, C., Chen, C. (2005). A memory efficient architecture for deblocking filter in H.264 using vertical processing order. IEEE International Conference on Intelligent Sensors, Sensor Networks and Information Processing.

  10. Shih, S., Chang, C., Lin, Y. (2005). A near optimal deblocking filter for H.264 advanced video coding. IEEE Conference on Design Automation, Asia and South Pacific.

  11. Min, K., Chong, J. (2007). A memory and performance optimized architecture of deblocking filter in H.264/AVC. IEEE Conference on Multimedia and Ubiquitous Engineering.

  12. Zhao, Y., Jiang, A. (2006). A novel parallel processing architecture for deblocking filter in H.264 using vertical MB filtering order. IEEE Conference on Solid-State and Integrated Circuit Technology. (ICSICT06).

  13. Lin, H., Yang, J., Liu, B., Yang, J. (2006). Efficient deblocking filter architecture for H.264 video coders. IEEE International Symposium on Circuits and Systems (ISCAS).

  14. LI, L., Goto, S., Ikenaga, T. (2005). a highly parallel architecture for deblocking filter in H.264/AVC. IEICE Transactions on Information and Systems.

  15. Cheng, C., Chang, T. (2006). An in-place architecture for the deblocking filter in H.264/AVC. IEEE Transactions on Circuits and Systems. 53(7).

  16. Joint Video Team Reference Software (JM 17.2), http://iphome.hhi.de/suehring/tml/download

  17. Lou1, J., Jagmohan, A. (2007). Statistical analysis based H.264 high profile deblocking speedup. IEEE International Symposium on Circuits and Systems (ISCAS).

Download references

Author information

Authors and Affiliations

  1. Computer Engineering Department, Faculty of Engineering, Malayer University, Malayer, Iran

    Mohammad Torabi

  2. Computer Engineering Department, Faculty of Engineering, Isfahan University, Isfahan, Iran

    Abbas Vafaei

Authors
  1. Mohammad Torabi
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Abbas Vafaei
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Mohammad Torabi.

Rights and permissions

Reprints and permissions

About this article

Cite this article

Torabi, M., Vafaei, A. A Fast Architecture for H.264/AVC Deblocking Filter Using a Clock Cycles Saving Process. J Sign Process Syst 69, 189–196 (2012). https://doi.org/10.1007/s11265-011-0652-4

Download citation

  • Received:

  • Revised:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s11265-011-0652-4

Keywords

Search

Navigation