Abstract
This paper presents use of bit truncation and voltage overscaling to reduce the power consumption of JPEG codecs. Both techniques introduce errors which have to be compensated to minimize quality degradation. To handle the errors due to bit truncation, we propose a compensation scheme based on unbiased estimation of the truncation noise. For 4-bit truncation, such a scheme achieves 23% power savings for DCT with only 0.6dB drop in PSNR. To compensate for errors due to aggressive voltage scaling, we introduce an algorithm-specific technique which is based on exploiting the characteristics of the quantized coefficients after zig-zag scan. This technique is very effective in improving the PSNR performance with a small circuit overhead. A combination of the two techniques help achieve even higher power savings with only a modest increase in PSNR. For instance, a combination of 4-bit truncation and operating voltage of 0.78V results in 44% power reduction for DCT with a 1.8dB drop in PSNR performance of the JPEG codec.
Similar content being viewed by others
References
Xanthopoulos, T., & Chandrakasan, A. (2000). Low-power DCT core using adaptive bitwidth and arithmetic activity exploiting signal correlations and quantization. IEEE Journal of Solid State Circuits, 35(5), 740–750.
Park, J., Choi, J. H., & Roy, K. (2010). Dynamic bit-width adaptation in DCT: An approach to trade off image quality and computation energy. IEEE Transactions on VLSI Systems, 18(5), 787–793.
Kim, S., Mukhopadhyay, S., & Wolf, M. (2010). System level energy optimization for error-tolerant image compression. IEEE Embedded System Letters (ESL), 2(3), 81–84.
Karakonstantis, G., Banerjee, N., & Roy, K. (2010). Process-variation resilient and voltage-scalable DCT architecture for robust low-power computing. IEEE Transactions on VLS Systems, 18(10), 1461–1470.
Kim, E. P., & Shanbhag, N. R. (2010). Soft NMR: Analysis & application to DSP systems. In ICASSP (pp. 1494–1497).
Kim, S., Mukhopadhyay, S., & Wolf, W. (2009). Experimental analysis of sequence dependence on energy saving for error tolerant image processing. In International symposium on low power electronics and design (pp. 347–350).
Cho, M., Schlessman, J., Wolf, W., & Mukhopadhyay, S. (2009). Accuracy-aware SRAM: A reconfigurable low power SRAM architecture for mobile multimedia applications. In Asia and South Pacific design automation conference (pp. 823–828).
Chang, I. J., Mohapatra, D., & Roy, K. (2009). A voltage-scalable & process variation resilient hybrid SRAM architecture for MPEG-4 video processors. In Design automation conference (pp. 670–675).
Emre, Y., & Chakrabarti, C. (2011). Data-path and memory error compensation tecnhiques for low power JPEG implementation. In International conference on acoustic, speech and signal processing (pp. 1589–1592).
Acharya, T., Tsai, P.-S. (2004). JPEG2000 standard for image compression: Concepts, algorithms and VLSI architectures. Wiley Inter-Science.
The independent JPEG Group (1998). The sixth public release of independent JPEG Group’s Free JPEG Software. C Source code of JPEG Encoder research 6b, ftp://ftp.uu.net/graphics/jpeg.
Liu, Y., Zhang, T., & Parhi, K. K. (2010). Computation error analysis in digital signal processing systems with overscaled supply voltage. IEEE Transactions on VLSI Systems, 18(4), 517–526.
Emre, Y., & Chakrabarti, C. (2010). Memory error compensation techniques for JPEG2000. In IEEE workshop on signal processing systems (pp. 36–41).
Nangate, Sunnyvale, California (2008). 45nm open cell library. http://www.nangate.com/. Accessed Nov 2008.
Author information
Authors and Affiliations
Corresponding author
Additional information
This work was funded in part by NSF CSR0910699.
Rights and permissions
About this article
Cite this article
Emre, Y., Chakrabarti, C. Quality-Aware Techniques for Reducing Power of JPEG Codecs. J Sign Process Syst 69, 227–237 (2012). https://doi.org/10.1007/s11265-012-0667-5
Received:
Revised:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s11265-012-0667-5