Abstract
Novel cognitive radio platforms, such as IMEC’s COgnitive Baseband RAdio (COBRA), should ensure the feasibility of multiple streams and their reconfigurability and scalability during run-time. The control over these tasks should be dedicated to a run-time controller that (re)allocates the resources on the platform. E.g., when the channel conditions change requiring a switching to different modulation and coding scheme or a user starts a new stream. Current transaction level models are too detailed for rapid exploration of all run-time options and the high-level data-flow frameworks (such as Kahn process networks) lack the dynamism and reconfigurability that is essential for the exploration. In this paper we propose the DAtaflow for Run-Time (DART), the high-level dynamic data-flow platform model framework, suited for rapid run-time control development. We sketch how to use this framework to develop such a controller in the reactive and more challenging, proactive way. We derive the component timing based on Instruction Set Simulator (ISS) simulation and the reconfiguration timing based on Transaction Level Modeling (TLM) simulation. Finally, we verify results of our DART approach with full TLM simulation of our platform.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
Mitola, J. (2009). Cognitive radio architecture evolution. Proceedings of the IEEE, 97(4), 626–641.
Vahid, F., & Lysecky, R. (2007). VHDL for digital design. New York: Wiley.
Lee, E., & Messerschmitt, D. G. (1987). Synchronous data flow. Proceedings of the IEEE, 75(9), 1235–1245.
Kahn, G. (1974). The semantics of a simple language for parallel programming. In Proceedings of IFIP congress, Stockholm, Sweden (pp. 471–475).
Kienhuis, B., Rijpkema, E., & Deprettere, E. (2000). Compaan: Deriving process networks from Matlab for embedded signal processing architectures. In Proceedings of the eighth international workshop on hardware/software codesign (CODES), San Diego, California (pp. 13–17).
Kavia, K. M., & Deshpande, A. K. (1991). Specification of concurrent processes using a dataflow model of computation and partially ordered events. Journal of Systems and Software, 16(2), 107–120.
Poplavko, P., Basten, T., Bekooij, M., van Meerbergen, J., & Mesman, B. (2003). Task-level timing models for guaranteed performance in multiprocessor networks-on-chip. In Proc. of the international conference on compilers, architecture and synthesis for embedded systems, San Jose, California (pp. 63–72).
Murthy, P. K., & Lee, E. A. (2002). Multidimensional synchronous dataflow. IEEE Transactions on Signal Processing, 50, 3306–3309.
Zhu, J., Sander, I., & Jantsch, A. (2010). Pareto efficient design for reconfigurable streaming applications on CPU/FPGAs. In Proceedings of design, automation and test in Europe conference (DATE), Dresden, Germany (pp. 1035–1040).
Halbwachs, N., Caspi, P., Raymond, P., & Pilaud, D. (1991). The synchronous data flow programming language LUSTRE. Proceedings of the IEEE, 79(9), 1305–1320.
Bhattacharyya, S. S., Murthy, P. K., & Lee, E. A. (1996). Software synthesis from dataflow graphs. Norwell, MA: Kluwer Academic Press.
Derudder, V., Bougard, B., Couvreur, A., Dewilde, A., Dupont, S., Folens, L., et al. (2009). A 200 Mbps + 2.14 nJ/b digital baseband multi processor system-on-chip for SDRs. In Proc. of VLSI symposum.
Mei, B., Vernalde, S., Verkest, D., De Man, H., & Lauwereins, R. (2003). ADRES: An architecture with tightly coupled VLIW processor and coarse-grained reconfigurable matrix. In Proc. IEEE conf. on field-programmable logic and its applications (FPL), Lisbon, Portugal (pp. 61–70).
Siek, J. G., Lee, L. Q., & Lumsdaine, A. (2001). The boost graph library: User guide and reference manual. Reading, MA: Addison-Wesley Professional.
Black, D. C., & Donovan, J. (2004). SystemC: From the ground up. Norwell, MA: Kluwer.
The MathWorks (2010). C/C+ + and Fortran API reference. The MathWorks.
Palkovic, M., Raghavan, P., Ashby, T., Folens, A., Cappelle, H., Glassee, M., et al. (2009). Parallelization exploration of wireless applications using MPA. In Intnl. conf. on parallel computing (Parco), Lyon, France.
GtkWave (2010). http://gtkwave.sourceforge.net/. Accessed 28 October 2011.
Chakraborty, M., Bera, R., Pradhan, P., Pradhan, R., & Sunar, S. (2010). Spectrum sensing and spectrum shifting implementation in a cognitive radio based IEEE 802.22 wireless regional area network. International Journal on Computer Science and Engineering, 2(4), 1477–1481.
Gheorghita, V., Palkovic, M., Hamers, J., Vandecappelle, A., Mamagkakis, S., Basten, T., et al. (2009). System scenario based design of dynamic embedded systems. ACM Transactions on Design Automation for Embedded Systems (TODAES), 14(1), article 3.
Mentor Graphics (2011). http://www.mentor.com/products/fv/seamless/. Accessed 28 October 2011.
ARM926 Processor (2011). http://www.arm.com/products/processors/classic/arm9/arm926.php. Accessed 28 October 2011.
ARM Cortex-M3 Preocessor (2011). http://www.arm.com/products/processors/cortex-m/cortex-m3.php. Accessed 28 October 2011.
Palkovic, M., Declerck, J., Raghavan, P., Dejonghe, A., & Van der Perre, L. (2011). DART—a high level software-defined radio platform model for developing the run-time controller. In Intnl. conf. on acoustics, speech, and signal processing (ICASSP), Prague, Czech Republic.
Author information
Authors and Affiliations
Corresponding author
Additional information
This work was supported in part by the EC under grant 2PARMA FP7-248716 and PHARAON FP7-288307.
Rights and permissions
About this article
Cite this article
Palkovic, M., Declerck, J., Avasare, P. et al. DART—a High Level Software-Defined Radio Platform Model for Developing the Run-Time Controller. J Sign Process Syst 69, 317–327 (2012). https://doi.org/10.1007/s11265-012-0669-3
Received:
Revised:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s11265-012-0669-3