Skip to main content
SpringerLink
Log in

A Very High Throughput Deblocking Filter for H.264/AVC

  • Published:
Journal of Signal Processing Systems Aims and scope Submit manuscript

Abstract

This paper presents a novel hardware architecture for the real-time high-throughput implementation of the adaptive deblocking filtering process specified by the H.264/AVC video coding standard. A parallel filtering order of six units is proposed according to the H.264/AVC standard. With a parallel filtering order (fully compliant with H.264/AVC) and a dedicated data arrangement in local memory banks, the proposed architecture can process filtering operations for one macroblock with less filtering cycles than previously proposed approaches. Whereas, filtering efficiency is improved due to a novel computation scheduling and a dedicated architecture composed of six filtering cores. It can be used either into the decoder or the encoder as a hardware accelerator for the processor or can be embedded into a full-hardware codec. This developed Intellectual Property block-based on the proposed architecture supports multiple and high definition processing flows in real time. While working at clock frequency of 150 MHz, synthesized under 65 nm low power and low voltage CMOS standard cell technology, it easily meets the throughput requirements for 4 k video at 30 fps of all the levels in H.264/AVC video coding standard and consumes 25.08 Kgates.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Figure 1
Figure 2
Figure 3
Figure 4
Figure 5
Figure 6
Figure 7
Figure 8
Figure 9
Figure 10
Figure 11
Figure 12
Figure 13
Figure 14
Figure 15
Figure 16

Similar content being viewed by others

References

  1. ISO/IEC 14 496 ISO/IEC MPEG and ITU-T (2003). AVC Draft ITU-T “ISO/IEC 14 496–10 Recommendation and final draft international standard of joint video specification”. ISO/IEC and ITU-T.

  2. Richardson, I.E. (August 2003). H.264 and MPEG-4 video compression (320 pages). England edition. Wiley & Sons.

  3. Wiegand, T., Sullivan, G. J., Bjontegaard, G., & Luthra, A. (2003). Overview of the H.264/AVC video coding standard. IEEE Transactions on Circuits and Systems for Video Technology, 13(7), 560–576.

    Article  Google Scholar 

  4. Horowitz, M., Joch, A., Kossentini, F., Hallapuro, A. (July 2003). H.264/AVC baseline profile decoder complexity analysis. IEEE Transactions on Circuits and Systems for Video Technology, 13(7).

  5. Khurana, G., Kassim, T., Chua, T., & Mi, M. (2006). A pipelined hardware implementation of in-loop deblocking filter in H.264/AVC. IEEE Transactions on Consumer Electronics, 52(2), 536–540.

    Article  Google Scholar 

  6. Jing, H., Yan, H., Xinyu, X. (September 2009). An efficient architecture for deblocking filter in H.264/AVC. In the Proceedings of the Fifth International Conference on Intelligent Information Hiding and Multimedia Signal Processing (IIH-MSP’09) (pp. 848–851).

  7. Chien, C.A., Chang, H.C., Gue, J.I. (November 30 - December 3 2008). A high throughput in-loop de-blocking filter supporting H.264/AVC BP/MP/HP video coding. In Proceedings of the IEEE Asia Pasific Conference on Circuits and Systems (APCCAS’08) (pp. 312–315).

  8. Chen, K. H. (2010). 48 cycles-per-macro block deblocking filter accelerator for high-resolution H.264/AVC decoding. IET Circuits, Devices & Systems, 4(3), 196–206.

    Article  Google Scholar 

  9. ITU (2008). H.264/AVC reference software decoder (v10.2). http://iphome.hhi.de/suehring/tml/doc/ldec/html.

  10. Chen, C. M., & Chen, C. H. (2008). Configurable VLSI architecture for deblocking filter in H.264/AVC. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 16(8), 1072–1082.

    Article  Google Scholar 

  11. Wei, H., Tao, L. I. N., & Zheng-hui, L. I. N. (2009). Parallel processing architecture of H.264 adaptive deblocking filters. Journal of Zhejiang University, 10(8), 1160–1168.

    Article  Google Scholar 

  12. Tobajas, F., CalIicό, G. M., Perez, P. A., de Armas, V., & Sarmiento, R. (2008). An efficient double-filter hardware architecture for H.264/AVC deblocking filtering. IEEE Transactions on Consumer Electronics, 54(1), 131–139.

    Article  Google Scholar 

  13. Xu, K., & Choy, C. S. (2008). Five-stage pipeline, 204 cycles/MB, single-port SRAM-based deblocking filter for H.264/AVC. IEEE Transactions on Circuits and Systems for Video Technology, 18(3), 363–374.

    Article  Google Scholar 

  14. Lin, Y. C., & Lin, Y. L. (2009). A two-result-per-cycle deblocking filter architecture for QFHD H.264/AVC decoder. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 17(6), 838–843.

    Article  Google Scholar 

  15. SYSTEM@TIC ICT cluster. http://www.systematic-paris-region.org/.

Download references

Acknowledgments

This present study was carried out for the RTEL4I project and funded by the French SYSTEM@TIC ICT cluster [15].

Author information

Authors and Affiliations

  1. IMS laboratory - ENSEIRB-MATMECA, University Bordeaux 1, CNRS UMR 5218, 351, Cours de la Libération, 33 405, Talence Cedex, France

    M. Kthiri, B. Le Gal & P. Kadionik

  2. High Institute of Electronics and Communication, University of Sfax, 3018, Sfax, Tunisia

    A. Ben Atitallah

Authors
  1. M. Kthiri
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. B. Le Gal
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. P. Kadionik
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. A. Ben Atitallah
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to M. Kthiri.

Rights and permissions

Reprints and permissions

About this article

Cite this article

Kthiri, M., Le Gal, B., Kadionik, P. et al. A Very High Throughput Deblocking Filter for H.264/AVC. J Sign Process Syst 73, 189–199 (2013). https://doi.org/10.1007/s11265-013-0744-4

Download citation

  • Received:

  • Revised:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s11265-013-0744-4

Keywords

Search

Navigation