Skip to main content

Advertisement

Log in

Energy Efficient Real-Time Task Scheduling for Embedded Systems with Hybrid Main Memory

  • Published:
Journal of Signal Processing Systems Aims and scope Submit manuscript

Abstract

Available energy becomes a critical design issue for the increasingly complex real-time embedded systems. Phase Change Memory (PCM), with high density and low idle power, has recently been extensively studied as a promising alternative of DRAM. Hybrid PCM-DRAM main memory architecture has been proposed to leverage the low power of PCM and high speed of DRAM. In this paper, we propose energy-aware real-time task scheduling strategies for hybrid PCM-DRAM based embedded systems. Given the execution time variation when a task is loaded into PCM or DRAM, we re-design the static table-driven scheduling for a set of fixed tasks, as well as the Rate-Monotonic (RM) and Earliest Deadline First (EDF) scheduling policies for periodic task sets. Furthermore, since the actual execution time can be much shorter than the worst-case execution time in the actual execution, we propose online schedulers which migrates the tasks between PCM and DRAM to optimize the energy consumption by utilizing the slack time resulted from the completed tasks. All the proposed algorithms minimize the number of task migrations from PCM to DRAM by ensuring that aperiodic tasks are not migrated while each periodic task instance can be migrated at most once. Experimental results show our proposed scheduling algorithms satisfy the real-time constraints and significantly reduce the energy consumption.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Figure 1
Figure 2
Figure 3
Figure 4
Figure 5
Figure 6
Figure 7
Figure 8
Figure 9
Figure 10
Figure 11
Figure 12

Similar content being viewed by others

References

  1. Aydın, H. (2001). Enhancing performance and fault tolerance in reward-based scheduling. University of Pittsburgh: Ph.D. thesis.

    Google Scholar 

  2. Aydin, H., Melhem, R., Mossé, D., & Mejia-Alvarez, P. (2001). Dynamic and aggressive scheduling techniques for power-aware real-time systems. In Proceedings 22nd IEEE Real-Time Systems Symposium, 2001.(RTSS 2001) (pp. 95–105): IEEE.

  3. Barroso, L.A., & Holzle, U. (2007). The case for energy-proportional computing. Computer, 40(12), 33–37.

    Article  Google Scholar 

  4. Dhiman, G., Ayoub, R., & Rosing, T. (2009). Pdram: a hybrid pram and dram main memory system. In 46th ACM/IEEE Design Automation Conference, 2009. DAC’09 (pp. 664–669): IEEE.

  5. Gary, S., Ippolito, P., Gerosa, G., Dietz, C., Eno, J., & Sanchez, H. (1994). Powerpc 603, a microprocessor for portable computers. Design & Test of Computers, IEEE, 11(4), 14–23.

    Article  Google Scholar 

  6. Harris, E.P., Depp, S.W., Pence, W.E., Kirkpatrick, S., Sri-Jayantha, M., & Troutman, R.R. (1995). Technology directions for portable computers. Proceedings of the IEEE, 4, 636– 658.

    Article  Google Scholar 

  7. Huang, H., Pillai, P., & Shin, K.G. (2003). Design and implementation of power-aware virtual memory. Ann Arbor, 1001, 48,109–2122.

    Google Scholar 

  8. Ka, A., & Mok, L. (1983). Fundamental design problems of distributed systems for the hard-real-time environment, vol. 1. MIT Thesis.

  9. Kim, W., Kim, J., & Min, S. (2002). A dynamic voltage scaling algorithm for dynamic-priority hard real-time systems using slack time analysis. In Proceedings of the Conference on Design, Automation and Test in Europe (p. 788): IEEE Computer Society.

  10. Leung, J.Y.T., & Whitehead, J. (1982). On the complexity of fixed-priority scheduling of periodic, real-time tasks. Performance evaluation, 2(4), 237–250.

    Article  MathSciNet  MATH  Google Scholar 

  11. Liu, C.L., & Layland, J.W. (1973). Scheduling algorithms for multiprogramming in a hard-real-time environment. Journal of the ACM (JACM), 20(1), 46–61.

    Article  MathSciNet  MATH  Google Scholar 

  12. Liu, T., Zhao, Y., Xue, C.J., & Li, M. (2011). Power-aware variable partitioning for dsps with hybrid pram and dram main memory. In 2011 48th ACM/EDAC/IEEE Design Automation Conference (DAC) (pp. 405–410): IEEE.

  13. Mogul, J.C., Argollo, E., Shah, M.A., & Faraboschi, P. (2009). Operating system support for nvm + dram hybrid main memory. In HotOS.

  14. Pillai, P., & Shin, K.G. (2001). Real-time dynamic voltage scaling for low-power embedded operating systems. In ACM SIGOPS Operating Systems Review, (Vol. 35. pp. 89–102): ACM.

  15. Qureshi, M.K., Srinivasan, V., & Rivers, J.A. (2009). Scalable high performance main memory system using phase-change memory technology. ACM SIGARCH Computer Architecture News, 37(3), 24–33.

    Article  Google Scholar 

  16. Shao, Z., Liu, Y., Chen, Y., & Li, T. (2012). Utilizing pcm for energy optimization in embedded systems. In 2012 IEEE Computer Society Annual Symposium on VLSI (ISVLSI) (pp. 398–403): IEEE.

  17. Shin, Y., Choi, K., & Sakurai, T. (2000). Power optimization of real-time embedded systems on variable speed processors. In Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design (pp. 365–368): IEEE Press.

  18. Stemm, M., & et al (1997). Measuring and reducing energy consumption of network interfaces in hand-held devices. IEICE Transactions on Communications, 80(8), 1125–1131.

    Google Scholar 

  19. Tian, W., Li, J., Zhao, Y., Xue, C.J., Li, M., & Chen, E. (2011). Optimal task allocation on non-volatile memory based hybrid main memory. In Proceedings of the 2011 ACM Symposium on Research in Applied Computation (pp. 1–6): ACM.

  20. Tian, W., Zhao, Y., Shi, L., Li, Q., Li, J., Xue, C.J., Li, M., & Chen, E. (2013). Task allocation on nonvolatile-memory-based hybrid main memory. Very Large Scale Integration (VLSI) Systems. IEEE Transactions on, 21(7), 1271–1284.

    Google Scholar 

  21. Xue, C.J., Zhang, Y., Chen, Y., Sun, G., Yang, J.J., & Li, H. (2011). Emerging non-volatile memories: opportunities and challenges. In Proceedings of the seventh IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis (pp. 325–334).

  22. Zhang, W., & Li, T. (2009). Exploring phase change memory and 3d die-stacking for power/thermal friendly, fast and durable memory architectures. In 18th International Conference on Parallel Architectures and Compilation Techniques, 2009. PACT’09. (pp. 101–112): IEEE.

  23. Zhou, M., Bock, S., Ferreira, A.P., Childers, B., Melhem, R., & Mossé, D. (2011). Real-time scheduling for phase change main memory systems. In 2011 IEEE 10th International Conference on trust, Security and Privacy in Computing and Communications (TrustCom) (pp. 991–998): IEEE.

  24. Zhou, P., Zhao, B., Yang, J., & Zhang, Y. (2009). A durable and energy efficient main memory using phase change memory technology. In ACM SIGARCH Computer Architecture News, (Vol. 37. pp. 14–23): ACM.

Download references

Acknowledgments

This research is sponsored by the Natural Science Foundation of China (NSFC) under Grant No. 61070022 and 61202015, Shandong Provincial Natural Science Foundation under Grant No. ZR2011FQ036 and ZR2013FM028, National 863 Program 2013AA013202, and Chongqing cstc2012ggC40005.

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Lei Ju.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Zhang, Z., Jia, Z., Liu, P. et al. Energy Efficient Real-Time Task Scheduling for Embedded Systems with Hybrid Main Memory. J Sign Process Syst 84, 69–89 (2016). https://doi.org/10.1007/s11265-015-0995-3

Download citation

  • Received:

  • Revised:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s11265-015-0995-3

Keywords

Navigation