Skip to main content
Springer Nature Link
Log in

Elementary Function Computing Method for Floating-Point Unit

  • Published:
Journal of Signal Processing Systems Aims and scope Submit manuscript

Abstract

CORDIC is a simple algorithm that uses adders and shifters to compute elementary functions. CORDIC has wide applications because of its low resource consumption and simple hardware architecture. CORDIC traditionally dedicates calculation units only for integer or fixed-point number. Control scheme and structure are also complicated. In this paper, we propose a floating-point elementary function computing method combined with dedicated circuits and floating-point arithmetic components. The arithmetic components minimize hardware resource and enhance flexibility. Dedicated circuits improve computing speed and simplify hardware structure. The floating-point elementary function processor can be easily designed using the method described. And FPU can be modified to have the capability of elementary function computing. A double precision floating-point elementary function processor with a simple and flexible structure is designed. A single precision processor is implemented with an FPGA and synthesized with Synopsys Design Compiler. Synthesis and experimental results show that the processor can calculate all the common elementary functions. The processor has merits of simple structure and design, flexibility, and wide application range.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Subscribe and save

Springer+ Basic
$34.99 /Month
  • Get 10 units per month
  • Download Article/Chapter or eBook
  • 1 Unit = 1 Article or 1 Chapter
  • Cancel anytime
Subscribe now

Buy Now

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Figure 1
Figure 2
Figure 3
Figure 4
Figure 5
Figure 6
Figure 7
Figure 8

Similar content being viewed by others

References

  1. Lee, D., Cheung, R., Luk, W., & Villasenor, J. (2008). Hardware implementation trade-offs of polynomial approximations and interpolations. IEEE Transactions on Computers, 57(5), 686– 701.

    Article  MathSciNet  Google Scholar 

  2. Low, J., & Jong, C. (2013). A memory-efficient tables-and-additions method for accurate computation of elementary functions. IEEE Transactions on Computers, 62(5), 858–872.

    Article  MathSciNet  MATH  Google Scholar 

  3. James, E., & Schulte, J. (1999). The symmetric table addition method for accurate function approximation. Journal of VLSI Signal Processing Systems for Signal, Image and Video Technology, 21(2), 167–177.

    Article  Google Scholar 

  4. Blythe, D. (2008). Rise of the graphics processor. Proceedings of the IEEE, 96(5), 761–778.

    Article  Google Scholar 

  5. Maharatna, K., Dhar, A., & Banerjee, S. (2001). A VLSI array architecture for realization of DFT, DHT, DCT and DST. Signal Processing, 81(9), 1813–1822.

    Article  MATH  Google Scholar 

  6. Aggarwal, S., Meher, P., & Khare, K. (2013). Scale-free hyperbolic CORDIC processor and its application to waveform generation. IEEE Transactions on Circuits and Systems I: Regular Papers, 60(2), 314–326.

    Article  MathSciNet  Google Scholar 

  7. Andraka, R. (1998). A survey of CORDIC algorithms for FPGA based computers. In Proceedings of the 1998 ACM/SIGDA 6th international symposium on Field programmable gate arrays (pp. 191–200).

  8. Schulte, M., & Swartzlander, E. (1994). Hardware designs for exactly rounded elementary functions. IEEE Transactions on Computers, 43(8), 964–973.

    Article  MATH  Google Scholar 

  9. Kantabutra, V. (1996). On hardware for computing exponential and trigonometric functions. IEEE Transactions on Computers, 45(3), 328–339.

    Article  MATH  Google Scholar 

  10. Paliouras, V., Karagianni, K., & Stouraitis, T. (2000). A floating-point processor for fast and accurate sine/cosine evaluation. IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 47(5), 441–451.

    Article  Google Scholar 

  11. Hsiao, S., Ko, H., & Wen, C. (2012). Two-level hardware function evaluation based on correction of normalized piecewise difference functions. IEEE Transactions on Circuits and Systems II: Express Briefs, 59(5), 292–296.

    Article  Google Scholar 

  12. Vazquez, A., & Bruguera, J. (2013). Iterative algorithm and architecture for exponential, logarithm, powering, and root extraction. IEEE Transactions on Computers, 62(9), 1721–1731.

    Article  MathSciNet  MATH  Google Scholar 

  13. Hu, Y. (1992). CORDIC-based VLSI architectures for digital signal processing. IEEE Signal Processing Magazine, 9(3), 16–35.

    Article  Google Scholar 

  14. Rupley, J., King, J., Quinnell, E., Galloway, F., Patton, K., Seidel, P., Dinh, J., Bui, H., & Bhowmik, A. (2013). The floating-point unit of the jaguar x86 core. In IEEE symposium on computer arithmetic (pp. 7–16).

  15. Volder, J. (1959). The CORDIC trigonometric computing technique. IRE Transactions on Electronic Computers, 8(3), 330–334.

    Article  Google Scholar 

  16. Volder, J. (2000). The birth of CORDIC. Journal of VLSI Signal Processing, 25(2), 101–105.

    Article  Google Scholar 

  17. Hwang, Y., Chen, W., & Hong, C. (2014). A low complexity geometric mean decomposition computing scheme and its high throughput VLSI implementation. IEEE Transactions on Circuits and Systems I: Regular Papers, 61(4), 1170–1182.

    Article  Google Scholar 

  18. Maharatna, K., Dhar, A.S., & Banerjee, S. (2001). A VLSI array architecture for realization of DFT, DHT, DCT and DST. Signal Processing, 81(9), 1813–1822.

    Article  MATH  Google Scholar 

  19. Acharyya, A., Maharatna, K., Al-Hashimi, B., & Reeve, J. (2011). Co-ordinate rotation based low complexity N-D FastICA algorithm and architecture. IEEE Transactions on Signal Processing, 59(8), 3997–4011.

    Article  MathSciNet  Google Scholar 

  20. Meher, P., & Park, S. (2013). CORDIC designs for fixed angle of rotation. IEEE Transactions on Very Large Scale Integration Systems, 21(2), 217–228.

    Article  Google Scholar 

  21. Lang, T., & Antelo, E. (2005). High-throughput CORDIC-based geometry operations for 3D computer graphics. IEEE Transactions on Computers, 54(3), 347–361.

    Article  Google Scholar 

  22. Lee, M., Yoon, J., & Park, J. (2014). Reconfigurable CORDIC-based low-power DCT architecture based on data priority. IEEE Transactions on Very Large Scale Integration Systems, 22(5), 1060–1068.

    Article  Google Scholar 

  23. Walther, J. (1971). A unified algorithm for elementary functions. In Proceedings of spring joint computer conference (pp. 379–385).

  24. Meher, P., Valls, J., Juang, T., Sridharan, K., & Maharatna, K. (2009). Fifty years of CORDIC: algorithms, architectures, and applications. IEEE Transactions on Circuits and Systems-I, 56(9), 1893–1907.

    Article  MathSciNet  Google Scholar 

  25. Antelo, E., Villalba, J., Bruguera, J., & Zapatai, E. (1997). High performance rotation architectures based on the radix-4 CORDIC algorithm. IEEE Transactions on Computers, 46(8), 855–870.

    Article  Google Scholar 

  26. Synopsys, Inc. (2010). DesignWare building block IP documentation overview.

Download references

Acknowledgments

This work is supported by Project funded by China Postdoctoral Science Foundation (2014M550492) and National Natural Science Foundation of China (61231018 and 61273366).

Author information

Authors and Affiliations

  1. Xi’an Jiaotong University, Xi’an, China

    Bin Zhang & Jizhong Zhao

Authors
  1. Bin Zhang
    View author publications

    You can also search for this author inPubMed Google Scholar

  2. Jizhong Zhao
    View author publications

    You can also search for this author inPubMed Google Scholar

Corresponding author

Correspondence to Bin Zhang.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Zhang, B., Zhao, J. Elementary Function Computing Method for Floating-Point Unit. J Sign Process Syst 88, 311–321 (2017). https://doi.org/10.1007/s11265-016-1166-x

Download citation

  • Received:

  • Revised:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s11265-016-1166-x

Keywords