Skip to main content
Springer Nature Link
Log in

High Throughput AES Algorithm Using Parallel Subbytes and MixColumn

  • Published:
Wireless Personal Communications Aims and scope Submit manuscript

Abstract

Data Security and speed is very important in many on line transaction applications. It is necessary to provide security to all the on line transaction which is done on wireless medium. Cryptography is a technique used to give protection to all the confidential data. In this paper an efficient AES cryptographic algorithm is proposed. To achieve high speed in AES algorithm an eight stage Parallel accessing technique is used in SubByte transformation S-box and an eight stage parallel computation is applied in MixColumn transformation round. The results show that AES architecture with eight stage parallelism introduced in SubByte transformation and MixColumn transformation achieves high throughput than the other architectures. In S-box eight stage parallelism gives delay of 1.013 ns and in MixColumn it gives 0.835 ns delay. Parallel processing is used AES algorithm is used to increase the throughput with the trade off of increase in area. Using the proposed architecture 58.764 Gbps throughput is achieved with the expense of 6568 slices usage when implemented on virtex5 architecture which is recorded as a higher throughput than other architectures in the literature.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Subscribe and save

Springer+ Basic
$34.99 /Month
  • Get 10 units per month
  • Download Article/Chapter or eBook
  • 1 Unit = 1 Article or 1 Chapter
  • Cancel anytime
Subscribe now

Buy Now

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig.. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10
Fig. 11

Similar content being viewed by others

References

  1. Thakur, J., & Kumar, N. (2011). DES, AES and Blowfish: Symmetric key cryptography algorithms simulation based performance. Analysis International Journal of Emerging Technology and Advanced Engineering (ISSN 2250-2459) 1(2).

  2. Stallings, W. (2005). Cryptography and Network Security (4th ed., pp. 58–309). Upper Saddle River: Prentice Hall.

    Google Scholar 

  3. Seth, S. M., & Mishra, R. (2011). Comparative analysis of encryption algorithms for data communication. IJCST, 2(2), 292–294.

    Google Scholar 

  4. National Inst. of Standards and Technology (NIST) (2001). Federal information processing standard publication 197, the Advanced Encryption Standard (AES).

  5. Karthigaikumar, K., & Baskaran, K. (2010). An ASIC implementation of low power and high throughput blowfish crypto algorithm. Microelectronics Journal, 41, 347–355.

    Article  Google Scholar 

  6. Medien, Z., Machhout, M., Bouallegue, B., Khriji, L., Baganne, A., & Tourki, R. (2010). Design and Hardware Implementation of QoSS-AES Processor for Multimedia applications. Transactions on data Privacy, 3, 43–64.

    MathSciNet  Google Scholar 

  7. Zhang, X., & Parhi, K. K. (2004). High-speed VLSI architectures for the AES algorithm. IEEE Transactions on Very Large Scale Integration (VLSI) Systems., 12(9), 957–967.

    Article  Google Scholar 

  8. Wadia, S.M., Zainala, N., Morioka, S., & Satoh, A. (2003). An optimized S-Box circuit architecture for low power AES design. CHES 2002, LNCS 2523 (pp. 172–186). Berlin: Springer.

  9. Abd-El-Barr, M. M., & Al-Farhan, A. (2014). A Highly Parallel Area Efficient S-Box Architecture for AES Byte-Substitution. IACSIT International Journal of Engineering and Technology, 6(5).

  10. Wong, M. M., & Wong, M. L. D. (2010). A high throughput low power compact AES S-box implementation using composite field arithmetic and algebraic normal form representation. In Proceedings Of 2nd Asia IEEE Symposium on Quality Electronic Design (pp. 318–323).

  11. Canright, D. (2005). A very compact S-Box for AES. In Cryptographic hardware and embedded systems—CHES (pp. 441–455). Berlin: Springer.

  12. McLoone, M., & McCanny, J. V. (2001). Highperformance single-chip FPGA Rijndael algorithm implementations. In Proceeding of 3rd Cryptographic Hardware and Embedded Systems (CHES) (Vol. 2162, pp. 65–76).

  13. Ibrahim, A. (2015). FPGA-based Hardware Implementation of Compact AES Encryption Hardware Core. WSEAS Transactions on Circuits and Systems, 14, 365–372.

    Google Scholar 

  14. Priya, S. S., Karthigaikumar, P., Mangai, N. M. S & Das, P. K. G. “An efficient hardware architecture for high throughput AES encryptor using MUX based sub pipelined S-Box” An International Journal of Wireless Personal Communications-Springer pp. 1–15.

  15. Parmar, N. D., & Kadam, P. (2015). “High speed architecture implementation of AES using FPGA” International Journal of Computer Applications (0975 – 8887), pp. 31–34.

  16. Wadi, S. M., & Zainal, N. (2013). Rapid encryption method based on AES algorithm for grey scale HD image encryption. In Elsevier proceedings of the 4th international conference on electrical engineering and informatics (ICEEI 2013) (pp. 52–57). Elsevier.

  17. Yoo, S. M., Kotturi, D., Pan, D. W., & Blizzard, J. (2005). An AES crypto chip using a high-speed parallel pipelined architecture. Amsterdam: Elsevier.

    Google Scholar 

  18. Hodjat, A., & Verbauwhede, I. (2006). Area-throughput trade-offs for fully pipelined 30 to 70 Gbits/s AES processors. IEEE Transactions on Computers, 55(4), 366–372.

    Article  Google Scholar 

  19. Iyer, N. C., Anandmohan, P. V., Poornaiah, D. V., & Kulkarni V. D. (2006). High throughput, low cost, fully pipelined architecture for AES crypto chip (pp. 1–6). IEEE IC2006.

  20. Wang, S. S., & Ni, W. S. (2004). An Efficient FPGA implementation of advanced encryption. Standard algorithm. In Proceedings of IEEE international symposium on circuits and systems, May 23–26, 2004.

  21. Zhang, X., Yan, G., & Dong, L. (2015). Hardware implementation of compact AES S-box. IAENG International Journal of Computer Science, 42(2), 125–131.

    Google Scholar 

  22. Granado Criado, J. M., Vega Rodriguez, M. A., Sanchez Perez, J. M., & Gomez Pulido, J. A. (2010). A new methodology to implement the AES algorithm using partial and dynamic reconfiguration. Integration, 43, 72–80.

    Google Scholar 

  23. Karthigaikumar, P., Christy, N. A., & Mangai, N. S. (2015). PSP CO2: An efficient hardware architecture for AES algorithm for high throughput. Wireless Personal Communications, 85(1), 305–323.

    Article  Google Scholar 

  24. Su, C. P., Lin, T. F., Huang, C. T., & Wu, C. W. (2003). A high-throughput low-cost AES processor. IEEE Communications Magazine, 41(12), 86–91.

  25. Fan, C. P., & Hwang, J. K. (2008). FPGA implementations of high throughput sequential and fully pipelined AES algorithm. Proceedings of International Journal of Electrical Engineering, 15(6), 447–455.

    Google Scholar 

  26. Satoh, A., Morioka, S., Takano, K., & Munetoh, S. (2001). “A compact Rijndael hardware architecture with S-Box optimization” Proc. Advances in Cryptology, ASIACRYPT, pp. 239–254.

  27. Liu, B., & Baas, B. M. (2013). Parallel AES Encryption Engines for Many-Core Processor Arrays. IEEE Transactions on Computers, 62(3), 536–547.

    Article  MathSciNet  MATH  Google Scholar 

  28. Rahimunnisa, K., Karthigaikumar, P., Christy, N. A., Kumar, S. S., & Jayakumar, J. (2013). PSP: Parallel sub-pipelined architecture for high throughput AES on FPGA and ASIC. Central European Journal of Computer Science, 3(4), 173–186.

    Google Scholar 

  29. Zhang, Y., & Wang, X. (2010). “Pipelined implementation of AES encryption based on FPGA”, IEEE Conference on Information Theory and Information Security (ICITIS), Beijing, 17–19.

  30. Hodjat, A., & Verbauwhede, I. (2004). “A 21.54 Gbits/s Fully Pipelined AES Processor on FPGA,” in Proc. of the 12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, pp. 308–309.

  31. Good, T., & Benaissa, M. (2007). Pipelined AES on FPGA with support for feedback modes (in a multi-channel environment). IET Information Security, 1, 1–10.

    Article  Google Scholar 

  32. Singh, G., & Mehra, R. (2011). FPGA based high speed and area efficient AES encryption for data security. International Journal of Research and Innovation in Computer Engineering, 1(2), 53–56.

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Department of Electronics and Communication Engineering, Karunya University, Coimbatore, India

    S. Sridevi Sathya Priya, N. M. Sivamangai & V. Rejula

  2. Department of Electronics and Telecommunication Engineering, Karpagam College of Engineering, Coimbatore, India

    P. KarthigaiKumar

Authors
  1. S. Sridevi Sathya Priya
    View author publications

    You can also search for this author inPubMed Google Scholar

  2. P. KarthigaiKumar
    View author publications

    You can also search for this author inPubMed Google Scholar

  3. N. M. Sivamangai
    View author publications

    You can also search for this author inPubMed Google Scholar

  4. V. Rejula
    View author publications

    You can also search for this author inPubMed Google Scholar

Corresponding author

Correspondence to S. Sridevi Sathya Priya.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Sridevi Sathya Priya, S., KarthigaiKumar, P., Sivamangai, N.M. et al. High Throughput AES Algorithm Using Parallel Subbytes and MixColumn. Wireless Pers Commun 95, 1433–1449 (2017). https://doi.org/10.1007/s11277-016-3858-8

Download citation

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s11277-016-3858-8

Keywords