Abstract
The optimization of VLSI design is playing an important role in the development of technological applications. The optimization of VLSI technology helps to increase the performance and speed of the processors. Cubing is an optimization technique in which numerous computations are performed quickly. In this paper proposes a technique for the implementation of cubing. By using the proposed method, the complexity of the multiplication of numbers for cubes is reduced. The proposed architecture is synthesized and simulated using Vivado design suit 2018.3 and implemented on a Kintex-7 FPGA board. The Encounter(R) RTL Compiler RC13.10 v13.10-s006\(\_\)1 cadence tool is used in an application specific integrated circuit platform. Compared with the results obtained with well-known cubing architectures, the proposed method is used to improve the performance, and decrease the power consumption and area of processors.





Similar content being viewed by others
Data Availability
The referred papers will be available on request.
Code Availability
Algorithm is available.
References
kunchigi, V., Kulkarni, L., & Kulkarni, S. (2014). Low power square and cube architectures using vedic sutras. In fifth international conference on signals and image processing.
Chen, T. C. (1971). A binary multiplication based on squaring. IEEE Transactions on Computers, 20(6), 678–680.
Pekmestzi, K. Z., Kalivas, P., & Moshopoulos, N. (2001). Long unsigned number systolic serial multipliers and squares. IEEE Transactions on Circuits and Systems II: Analog Digital Signal Processing, 48(3), 316–321.
Dadda, L. (1985). Squares for binary numbers in serial form. In proceedings IEEE symposium computers arithmetic, pp.173-180.
Chaniotakis, E., Kalivas, P., & Pekmestzi, K. Z. (2005). Long number bit serial squares. In proceedings IEEE symposium computers arithmetic, pp. 29-36.
Liddicoat, A. A., & Flynn, M. J. (2000). Parallel square and cube computations. In: 34th Asilomar conference on signals, systems and computers.
Pihl, J., & Aas, E. J. (1996). A multiplier and squarer generator for high performance DSP applications. In proceedings IEEE 39th Midwest symposium circuits systems, Vol. 1, pp. 109-112.
Thakare, M., Yash, P., Chakraborty, D., & Jajodia, B. (Aug. 2021). Efficient hardware implementation of cube architecture using Yavadunam Sutra on FPGA. In 2021 IEEE international midwest symposium on circuits and systems (MWSCAS).
Owens, R. M., & Irwin, M. J. (1987). The arithmetic cube. IEEE Transactions on Computers, 100(11), 1342–1348.
Thapliyal, H., Kotiyal, S., & Srinivas, M. B. (2005). Design and analysis of a novel parallel square and cube architecture based on ancient Indian vedic mathematics. In 48th Midwest symposium on circuits and systems, pp. 1462-1465.
Azeem, M., Usman, M., & Ahmad, W. (2014). Intelligent data cube construction and exploration. In ninth international conference on digital information management (ICDIM).
Barik, R. K., & Pradhan, Manoranjan. (2017). Efficient ASIC and FPGA implementation of cube architecture. IET Computers & Digital Techniques, 11(1), 43–49.
http://www.xilinx.com/products/boards-and-kits/ek-k7-kc705-g.html
Kavehl, M., Khishe, M., & Mosavi, M. R. (2018). Design and implementation of a neighborhood search biogeographybased optimization trainer for classifying sonar data set using multi layer perceptron neural network,". Analog Integrated Circuits and Signal Processing, 100(2), 405–428.
Beechu, N. K. R., et al. (2017). System level fault-tolerance core mapping and FPGA-based verification of NoC. Microelectronics Journal, 70, 16–26.
Beechu, N. K. R., et al. (2018). Hardware implementation of fault tolerance NoC core mapping. Telecommunication Systems, 68(4), 621–630.
Beechu, N. K. R., et al. (2018). An energy-efficient fault-aware core mapping in mesh-based network on chip systems. Journal of Network and Computer Applications, 105, 79–87.
Reddy, B. N. K., & Sireesha. (2019). An energy-efficient core mapping algorithm on network on chip (NoC). VDAT, CCIS 892, pp. 631-640.
Kumar R., Naresh B., Suresh, N., Ramesh, J.V.N., Pavithra, T., Bahulya, Y. K., Edavoor, P. J., & Ram, S. J. (2015). An effiient approach for design and testing of FPGA programming using LabVIEW. In international conference on advanced computing, networking and informatics: ICACNI.
Boddu, V. S., et al., (2016). Low-power and area efficient N-bit parallel processors on a chip. In IEEE India council international conference (INDICON).
Chua, C., Kumar, R. B. N., & Sireesha, B. (2017). Design and analysis of low-power and area efficient N-bit parallel binary comparator. Analog Integrated Circuits and Signal Processing, 92, 225–231.
Annangi, S., & Puli, R. (2017). ASIC implementation of efficient 16-parallel fast FIR algorithm filter structure. In international conference on computing and networking technology (ICCNT).
Reddy, B. N. K. (2019). Design and implementation of high performance and area efficient square architecture using Vedic mathematics. Analog Integrated Circuits and Signal Processing, 102(3), 501–506.
Reddy, B. N. K., Vani, B. V., & Lahari, B. (2020). An efficient design and implementation of Vedic multiplier in quantum-dot celluar automata. Telecommunication Systems (TELS), 74(4), 487–496.
Sharma, R., Kaur, M., & Singh, G. (2015). Design and FPGA implementation of optimized 32- bit Vedic multiplier and square architectures. In international conference on industrial instrumentation and control (ICIC), May 28-30 .
Acknowledgements
The author express their sincere gratitude to anonymous reviewers and the editor for their comments and suggestions towards improvement of this manuscript. Thanks to Raghavarao, NVK Ramesh and Murthy for encouraging research.
Funding
Not applicable
Author information
Authors and Affiliations
Corresponding author
Ethics declarations
Conflict of interest
Authors declare no conflict of interest.
Ethical Approval
The authors declare that they have no known competing financial interest or personal relationships that could have appeared to influence the work reported in this paper.
Consent for Publication
All authors give the permission to the Journal to publish this research paper.
Additional information
Publisher's Note
Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.
Rights and permissions
About this article
Cite this article
Reddy, B.N.K., Seetharamulu, B., Krishna, G.S. et al. An FPGA and ASIC Implementation of Cubing Architecture. Wireless Pers Commun 125, 3379–3391 (2022). https://doi.org/10.1007/s11277-022-09715-w
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s11277-022-09715-w