Skip to main content
SpringerLink
Log in

Efficient RT-Level Fault Diagnosis

  • Published:
Journal of Computer Science and Technology Aims and scope Submit manuscript

Abstract

Increasing IC densities necessitate diagnosis methodologies with enhanced defect locating capabilities. Yet the computational effort expended in extracting diagnostic information and the stringent storage requirements constitute major concerns due to the tremendous number of faults in typical ICs. In this paper, we propose an RT-level diagnosis methodology capable of responding to these challenges. In the proposed scheme, diagnostic information is computed on a grouped fault effect basis, enhancing both the storage and the computational aspects. The fault effect grouping criteria are identified based on a module structure analysis, improving the propagation ability of the diagnostic information through RT modules. Experimental results show that the proposed methodology provides superior speed-ups and significant diagnostic information compression at no sacrifice in diagnostic resolution, compared to the existing gate-level diagnosis approaches.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Similar content being viewed by others

References

  1. Boppana V, Fuchs W K. Fault dictionary compaction by output sequence removal. In IEEE/ACM Int. Conf. Computer-Aided Design, Nov. 6–10, 1994, pp.576–579.

  2. Boppana V, Hartanto I, Fuchs W K. Full fault dictionary storage based on labeled tree encoding. In VTS, 1996, pp.174–179.

  3. Chess B, Larrabee T. Creating small fault dictionaries. TCAD, March 1999, 18(3): 346–356.

    Google Scholar 

  4. Lavo D B, Larrabee T. Making cause-effect cost effective: Low-resolution fault dictionaries. In Proc. Int. Test Conference, Oct. 30–Nov. 1, 2001, pp.278–286.

  5. Pomeranz I, Reddy S M. On the generation of small dictionaries for fault location. In ICCAD, 1992, pp.272–279.

  6. Ryan P G, Fuchs W K, Pomeranz I. Fault dictionary compression and equivalence class computation for sequential circuits. In ICCAD, 1993, pp.508–511.

  7. Lee J, Patel J H. An architectural level test generator for a hierarchical design environment. In FTCS, 1991, pp.44–51.

  8. Sinanoglu O, Orailoglu A. RT-level fault simulation based on symbolic propagation. In VTS, 2001, pp.240–245.

  9. Lee J, Rudnick E M, Patel J H. Architectural-level fault simulation using symbolic data. In European Conference on Design Automation, 1993, pp.437–442.

  10. Hayes J P. Computer Architecture and Organization. McGraw-Hill Inc., 1998.

  11. Ashenden P. The Designer’s Guide to VHDL. Morgan-Kaufmann Publishers Inc., 1996.

  12. Makris Y, Bayraktaroglu I, Orailoglu A. Invariance-based on-line test for RTL controller-datapath circuits. In VTS, 2000, pp.459–464.

Download references

Author information

Authors and Affiliations

  1. Computer Science and Engineering Department, University of California, San Diego, La Jolla, CA, 92093, U.S.A.

    Ozgur Sinanoglu & Alex Orailoglu

Authors
  1. Ozgur Sinanoglu
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Alex Orailoglu
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Ozgur Sinanoglu.

Additional information

The material herein is partly based upon our Workshop on RT Level Testing Presentation in 2004.

Ozgur Sinanoglu received a B.S degree in electrical engineering and a B.S. degree in computer engineering, both from Bogazici University, Istanbul, Turkey, in 1999. He received his M.S. and Ph.D. degrees in computer engineering from the University of California, San Diego, in 2001 and 2004, respectively. He is currently a senior DfT engineer at Qualcomm, Inc. His current research interests include RT-level test and low-power test of SOCs.

Alex Orailoglu received his B.S. degree cum laude from Harvard University in applied mathematics and his M.S. and Ph.D. degrees in computer science from the University of Illinois, Urbana-Champaign. Professor Orailoglu has been a faculty member at the University of California, San Diego since 1987, where he is currently professor of computer science and engineering. He previously held the position of Senior Member of Technical Staff at Gould Research Laboratories, Rolling Meadows, Illinois. His research interests include digital and analog test, fault tolerant computing, Computer-Aided Design and Embedded Processors.

Professor Orailoglu serves in the technical, organizing and/or steering committees of the major VLSI Test and Design Automation conferences and workshops. He is an associate editor of the IEEE Design and Test Magazine. He has served as the Technical Program Chair of the 1998 High Level Design Validation and Test (HLDVT) Workshop and as the General Chair of HLDVT’99. He is the founding chair of the Workshop on Application Specific Processors (WASP’02). He is also a member of the IEEE Test Technology Technical Council (TTTC) Executive Committee and currently serves as Vice Chair of TTTC and as Chair of the Test Technology Education Program subgroup. He has previously held the positions of Technical Activities Committee Chair and Planning Co-Chair of TTTC. He is a Golden Core member of the IEEE Computer Society.

Rights and permissions

Reprints and permissions

About this article

Cite this article

Sinanoglu, O., Orailoglu, A. Efficient RT-Level Fault Diagnosis. J Comput Sci Technol 20, 166–174 (2005). https://doi.org/10.1007/s11390-005-0166-2

Download citation

  • Received:

  • Revised:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s11390-005-0166-2

Keywords

Search

Navigation