Skip to main content
Log in

Design and Implementation of NAREGI SuperScheduler Based on the OGSA Architecture

  • Grid & Services Computing
  • Published:
Journal of Computer Science and Technology Aims and scope Submit manuscript

Abstract

NAREGI is a 5-year Japanese National Grid Project during 2003–2007, whose chief aim is to develop a set of grid middleware to serve as a basis for future e-Science. NAREGI also aims to lead the way in standardization of grid middleware, based on the OGSA architecture. Its super-scheduler is based on the proposed OGSA-EMS Architecture, in that it becomes the first working implementation that implements the documented component relationships within the OGSA-EMS architecture document v.1.0. Through the efforts and experience in the design and implementation, it has been confirmed that the documented OGSA-EMS architecture is quite feasible, but will require significant amount of refinement and speed improvements to finalize its detailed specifications. The super-scheduler also supports co-allocation across multiple sites to support automated execution of grid-based MPIs that execute across machines. Such a resource allocation requires sophisticated interactions between the OGSA-EMS components not covered in the current OGSA-EMS architecture, some of which are non-trivial. Overall, job scheduling with OGSA-EMS has proven to not only work, but also that its job allocation and execution time is within reasonable bounds.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Similar content being viewed by others

References

  1. Foster I, Kishimoto H et al. The Open Grid Services Architecture. Version 1.0, Jan. 2005, http://www.ggf.org/documents/GFD.30.pdf.

  2. OASIS WSRF Technical Committee. Web Services Resource 1.2 (WS-Resource). Mar. 2005, http://www.oasis-open.org/committees/wsrf/.

  3. Savva A et al. Job Submission Description Language (JSDL) Specification Version 0.9.5-02. Apr. 2005, http://forge.grid-forum.org/projects/jsdl-wg/.

  4. IMPI Steering Committee. IMPI — Interoperable Message-Passing Interface. Tech. rep., NIST, http://impi.nist.gov/, Jan. 2000.

  5. Satoshi Matsuoka, Sinji Shimojo, Mutsumi Aoyagi, Satoshi Sekiguchi, Hitohide Usami, Kenichi Miura. Japanese Computational Grid Research Project: NAREGI. In Proc. The IEEE, Mar. 2005, 93(3): 522–533.

    Article  Google Scholar 

  6. Karonis N, Toonen B, Foster I. MPICH-G2: A grid-enabled implementation of the message passing interface. Journal of Parallel and Distributed Computing (JPDC), May 2003, 63(5): 551–563. http://www3.niu.edu/mpi/.

    Article  Google Scholar 

  7. Matsuda M, Kudoh T, Ishikawa Y. Evaluation of MPI implementations on grid-connected clusters using an emulated WAN environment. In IEEE International Symposium on Cluster Computing and the Grid (CCGrid03), 2003. http://www.gridmpi.org/.

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Masayuki Hatanaka.

Additional information

Yasumasa Nakano received his B.Sc. degree from Tokyo University of Science in 1991. He joined Fujitsu Inc. in 1991, working mainly in the area of UNIX System V library/command for the VPP (vector parallel supercomputer). Since 2003 he has been involved with the NAREGI project.

Yuji Iguchigraduated from Yoshiwara Technical High School. He joined Fujitsu Inc. in 1981, working mainly in the area of supercomputing software. Since 2003 he has been involved with the NAREGI project.

Toshio Ohno received his B.Sc. degree from Toyama Univ. in 1989. He joined Fujitsu Inc. in 1989, working mainly in the area of supercomputing software. Since 2003 he has been involved with the NAREGI project.

Kazushige Saga received his M.Eng. degree from Meiji Univ. in 1981. He joined Fujitsu in 1981 and Fujitsu Labs in 1988, working mainly in the area of distributed computing systems. From 2002 to 2003, he was involved with the VizGrid project. He joined National Institute of Informatics in 2004, where he has been involved with NAREGI project. He is a member of IEICE, IPSJ, and JNNS.

Hidemoto Nakada received his Ph.D. degree in computer engineering from the University of Tokyo in 1995. He then joined and is currently working for the National Institute of Advanced Industrial Science and Technology, Grid Technology Research Center, as a Senior Research Scientist. He served as a visiting associate professor at Tokyo Institute of Technology from 2001 to 2006. He was one of the founding members of the Ninf GridRPC project, and has been working on various Grid projects including his involvement with NAREGI since 2003.

Rights and permissions

Reprints and permissions

About this article

Cite this article

Matsuoka, S., Hatanaka, M., Nakano, Y. et al. Design and Implementation of NAREGI SuperScheduler Based on the OGSA Architecture. J Comput Sci Technol 21, 521–528 (2006). https://doi.org/10.1007/s11390-006-0521-y

Download citation

  • Received:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s11390-006-0521-y

Keywords

Navigation