Abstract
The Godson-3B processor is a powerful processor designed for high performance servers including Dawning Servers. It offers significantly improved performance over previous Godson-3 series CPUs by incorporating eight CPU cores and vector computing units. It contains 582.6M transistors within 300mm2 area in 65 nm technology and is implemented in parallel with full hierarchical design flows. In Godson-3B, advanced clock distribution mechanisms including GALS (Globally Asynchronous Locally Synchronous) and clock mesh are adopted to obtain an OCV tolerable clock network. Custom-designed de-skew modules are also implemented to afford further latency balance after fabrication. The power reduction of Godson-3B is maintained by MLMM (Multi Level Multi Mode) clock gating and multi-threshold-voltage cells substitution schemes. The highest frequency of Godson-3B is 1.05GHz and the peak performance is 128GFlops (double-precision) or 256GFlops (single-precision) with 40W power consumption.
Similar content being viewed by others
Explore related subjects
Discover the latest articles, news and stories from top researchers in related subjects.References
Hu W, Wang R, Chen Y et al. Godson-3B: A 1GHz 40W 8-core 128GFlops processor in 65nm CMOS. In Proc. the IEEE International Solid-State Circuit Conference (ISSCC 2011), San Francisco, USA, Feb. 20–24, 2011. (To appear)
Hu W, Wang J, Gao X et al. Godson-3: A scalable multicore RISC processor with x86 emulation. IEEE Micro, 2009, 29(2): 17–29.
Fan B, Yang L, Wang J M et al. Physical implementation of the 1GHz Godson-3 quad-core microprocessor. Journal of Computer Science and Technology, 2010, 25(2): 192–199.
Chowdhury M, Bachand D, Hill D et al. Architectural innovations in WSM-EP. In Proc. Hot Chips, Palo Alto, USA, Aug. 22–24, 2010.
Starke W, Hierarchy P. POWER7: IBM’s next generation balanced POWER server chip. In Hot Chips, Stanford University, USA, Aug. 23–25, 2009.
Wendel D et al. The implementation of POWER7: A highly parallel and scalable multicore high-end server processor. In Proc. ISSCC, San Francisco, USA, Feb. 7–11, 2010, pp.102–103.
Hu W, Chen Y. GS464V: A high-performance low-power XPU with 512-bit vector extension. In Proc. the 22nd IEEE Symposium on High Performance Chips (Hot Chips 2010), Palo Alto, USA, Aug. 22–24, 2010.
Hu W, Zhao J Y, Zhong S Q et al. Implementing a 1GHz four issue out-of-order execution microprocessor in a standard cell ASIC methodology. Journal of Computer Science and Technology, 2007, 22(1): 1–14. 2007.
Bellard F. QEMU, a fast and portable dynamic translator. In Proc. the USENIX Annual Technical Conference (USENIX 2005), Anaheim, USA, Apr. 10–15, 2005, pp.41–46.
Yang L, Zhao J, Fan B et al. Logical clustering for fast clock skew scheduling. In Proc. the 52nd IEEE International Midwest Symposium on Circuits and Systems, Cancun, Mexico, Aug. 2–5, 2009, pp.208–211.
Yang L et al. Register relocation to optimize clock network for multi-domain clock skew scheduling. In Proc. IEEE International Symposium on Circuits and Systems, Paris, France, May 30-Jun. 2, 2010, p.3180.
Wilke G, Murgai R. Design and analysis of “Tree+ Local Meshes” clock architecture. In Proc. the 8th International Symposium on Quality Electronic Design, San Jose, USA, Mar. 26–28, 2007, pp.165–170.
Yang L et al. A novel analysis on timing uncertainty of clock mesh under on-chip variation. Journal of Computer-Aided Design & Computer Graphics, 2010, 22(11): 2045–2052.
Fan Q, Zhang G, Hu W et al. A synchronized variable frequency clock scheme in chip multiprocessors. In Proc. IEEE International Symposium on Circuits and Systems, Seattle, USA, May 18–21, 2008, pp.3410–3413.
Author information
Authors and Affiliations
Corresponding author
Additional information
This work is supported by the Important National Science and Technology Specific Projects under Grant Nos. 2009ZX01028-002-003, 2009ZX01029-001-003, 2010ZX01036-001-002, and the National Natural Science Foundation of China under Grant Nos. 61050002, 60736012, 60921002, 61003064.
Electronic Supplementary Material
Below is the link to the electronic supplementary material.
Rights and permissions
About this article
Cite this article
Wang, R., Fan, BX., Yang, L. et al. Physical Implementation of the Eight-Core Godson-3B Microprocessor. J. Comput. Sci. Technol. 26, 520–527 (2011). https://doi.org/10.1007/s11390-011-1151-6
Received:
Revised:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s11390-011-1151-6