Skip to main content

Advertisement

SpringerLink
Log in

Modelling Spiking Neural Network from the Architecture Evaluation Perspective

  • Regular Paper
  • Published:
Journal of Computer Science and Technology Aims and scope Submit manuscript

Abstract

The brain-inspired spiking neural network (SNN) computing paradigm offers the potential for low-power and scalable computing, suited to many intelligent tasks that conventional computational systems find difficult. On the other hand, NoC (network-on-chips) based very large scale integration (VLSI) systems have been widely used to mimic neurobiological architectures (including SNNs). This paper proposes an evaluation methodology for SNN applications from the aspect of micro-architecture. First, we extract accurate SNN models from existing simulators of neural systems. Second, a cycle-accurate NoC simulator is implemented to execute the aforementioned SNN applications to get timing and energyconsumption information. We believe this method not only benefits the exploration of NoC design space but also bridges the gap between applications (especially those from the neuroscientists’ community) and neuromorphic hardware. Based on the method, we have evaluated some typical SNNs in terms of timing and energy. The method is valuable for the development of neuromorphic hardware and applications.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Similar content being viewed by others

References

  1. Paugam-Moisy H, Bohte S. Computing with spiking neuron networks. In Handbook of Natural Computing, Rozenberg G, B¨ack T, Kok J N (eds.), Springer-Verlag Berlin Heidelberg, 2012, pp.335-376.

  2. Hereld M, Stevens R, Sterling T, Gao G R. Structured hints: Extracting and abstracting domain expertise. Technical Report, ANL/MCS-TM-303, Argonne National Laboratory, 2009. http://www.mcs.anl.gov/papers/ANL-MCSTM-303.pdf, Nov. 2015.

  3. Merolla P A, Arthur J V, Alvarez-Icaza R et al. A million spiking-neuron integrated circuit with a scalable communication network and interface. Science, 2014, 345(6197): 668–673.

  4. Furber S B, Lester D R, Plana L A et al. Overview of the SpiNNaker system architecture. IEEE Transactions on Computers, 2013, 62(12): 2454–2467.

  5. Boahen K. Neurogrid: Emulating a million neurons in the cortex. In Proc. the 28th IEEE EMBS Annual International Conference, Aug.30-Sept.3, 2006, p.6702.

  6. Schemmel J, Bruderle D, Grubl A et al. A wafer-scale neuromorphic hardware system for large-scale neural modeling. In Proc. the 2010 IEEE International Symposium on Circuits and Systems, May 30-June 2, 2010, pp.1947-1950.

  7. Liu D, Chen T, Liu S et al. PuDianNao: A polyvalent machine learning accelerator. In Proc. the 20th International Conference on Architectural Support for Programming Languages and Operating Systems, Mar. 2015, pp.369-381.

  8. Chen Y, Luo T, Liu S et al. DaDianNao: A machinelearning supercomputer. In Proc. the 47th IEEE/ACM Int. Symp. Microarchitecture (MICRO), Dec. 2014, pp.609-622.

  9. Chen T, Du Z, Sun N et al. DianNao: A small-footprint high-throughput accelerator for ubiquitous machinelearning. ACM SIGPLAN Notices, 2014, 49(4): 269–284.

  10. Chakradhar S, Sankaradas M, Jakkula V et al. A dynamically configurable coprocessor for convolutional neural networks. ACM SIGARCH Computer Architecture News, 2010, 38(3): 247–257.

  11. Fidjeland A K, Roesch E B, Shanahan M P et al. NeMo: A platform for neural modelling of spiking neurons using GPUs. In Proc. the 20th IEEE ASAP, July 2009, pp.137-144.

  12. Glackin B, McGinnity T M, Maguire L P et al. A novel approach for the implementation of large scale spiking neural networks on FPGA hardware. In Proc. the 18th IWANN, June 2005, pp.552-563.

  13. Wendt K, Ehrlich M, Schüffny R. A graph theoretical approach for a multistep mapping software for the facets project. In Proc. the 2nd WSEAS International Conference on Computer Engineering and Applications, Jan. 2008, pp.189-194.

  14. Seo J, Brezzo B, Liu Y et al. A 45nm CMOS neuromorphic chip with a scalable architecture for learning in networks of spiking neurons. In Proc. IEEE CICC, Sept. 2011.

  15. Amir A, Datta P, Risk W P et al. Cognitive computing programming paradigm: A corelet language for composing networks of neurosynaptic cores. In Proc. the 2013 International Joint Conference on Neural Networks (IJCNN), Aug. 2013.

  16. Carrillo S, Harkin J, McDaid L J et al. Scalable hierarchical network-on-chip architecture for spiking neural network hardware implementations. IEEE Transactions on Parallel and Distributed Systems, 2013, 24(12): 2451–2461.

  17. Pande S. Design exploration of EMBRACE hardware spiking neural network architecture and applications [Ph.D. Thesis]. Electrical & Electronic Engineering College of Engineering and Informatics, National University of Ireland, Feb. 2014.

  18. Happel B L M, Murre J M J. Design and evolution of modular neural network architectures. Neural Networks, 1994, 7(6/7): 985–1004.

  19. Ali M, Welzl M, Adnan A et al. Using the NS-2 network simulator for evaluating network on chips (NoC). In Proc. IEEE ICET, Nov. 2006, pp.506-512.

  20. Lis M, Shim K S, Cho M H et al. DARSIM: A parallel cyclelevel NoC simulator. http://wwweb.eecs.umich.edu/Mo-BS/2010/proceedings/2-mobs6-lis.pdf, Nov. 2015.

  21. Wang H S, Zhu X, Peh L S et al. Orion: A powerperformance simulator for interconnection networks. In Proc. the 35th Annual IEEE/ACM International Symposium on Microarchitecture, Nov. 2002, pp.294-305.

  22. Kahng A B, Li B, Peh L S et al. ORION 2.0: A fast and accurate NoC power and area model for early-stage design space exploration. In Proc. Design, Automation and Test in Europe, April 2009, pp.423-428.

  23. Vainbrand D, Ginosar R. Scalable network-on-chip architecture for configurable neural networks. Microprocessors and Microsystems, 2011, 35(2): 152–166.

  24. Jerger N E, Peh L S, Lipasti M. Virtual circuit tree multicasting: A case for on-chip hardware multicast support. In Proc. the 35th International Symposium on Computer Architecture, June 2008, pp.229-240.

  25. Abad P, Puente V, Gregorio J. MRR: Enabling fully adaptive multicast routing for CMP interconnection networks. In Proc. the 15th IEEE HPCA, Feb. 2009, pp.355-366.

  26. Rodrigo S, Flich J, Duato J et al. Efficient unicast and multicast support for CMPs. In Proc. the 41st IEEE/ACM MICRO, Nov. 2008, pp.364-375.

  27. Eliasmith C, Anderson C H. Neural Engineering: Computation, Representation, and Dynamics in Neurobiological Systems. MIT Press, 2004.

  28. Hines M L, Morse T, Migliore M et al. ModelDB: A database to support computational neuroscience. Journal of Computational Neuroscience, 2004, 17(1): 7–11.

  29. Redgrave P, Prescott T J, Gurney K. The basal ganglia: A vertebrate solution to the selection problem? Neuroscience, 1999, 89(4): 1009–1023.

  30. Tripp B P, Eliasmith C. Population models of temporal differentiation. Neural Computation, 2010, 22(3): 621–659.

  31. Conklin J, Eliasmith C. A controlled attractor network model of path integration in the rat. Journal of Computational Neuroscience, 2005, 18(2): 183–203.

  32. Stewart T C, Bekolay T, Eliasmith C. Learning to select actions with spiking neurons in the basal ganglia. Frontiers in Neuroscience, 2012, 6(2).

Download references

Author information

Authors and Affiliations

  1. Department of Computer Science and Technology, Tsinghua University, Beijing, 100084, China

    Yu Ji, You-Hui Zhang & Wei-Min Zheng

Authors
  1. Yu Ji
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. You-Hui Zhang
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Wei-Min Zheng
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Yu Ji.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Ji, Y., Zhang, YH. & Zheng, WM. Modelling Spiking Neural Network from the Architecture Evaluation Perspective. J. Comput. Sci. Technol. 31, 50–59 (2016). https://doi.org/10.1007/s11390-016-1611-0

Download citation

  • Received:

  • Revised:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s11390-016-1611-0

Keywords

Search

Navigation