Abstract
In the dark silicon era, many independent components of many-core processors are becoming voluntarily inactive due to the constraint of power consumption on a chip. However, to keep network connectivity, the on-chip interconnection must still be kept activated and wastes considerable energy to avoid the isolation of these inactive components, harming the energy-proportionality of the whole processor chip. In this paper, we propose a novel design to provide more energy-proportional on-chip connection without damaging the network connectivity. To achieve this goal, we redesign the router architecture. The new architecture, DimRouter, supports three modes: normal, dark and dim. In the dim mode, only part of the router is active and provides flexible connection while the dark mode puts all router elements in the asleep state. Moreover, to maximize the number of dark routers, we also propose a reconfiguration algorithm based on degree-constrained Steiner Tree. The evaluation result under synthetic traffic shows that the new design can reduce the energy consumption up to 85% compared with the common design. For real application traffic, the new design can also save average 46% energy consumption with 4% performance improvement.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
Explore related subjects
Discover the latest articles, news and stories from top researchers in related subjects.References
Kim J S, Taylor M B, Miller J, Wentzlaff D. Energy characterization of a tiled architecture processor with on-chip networks. In Proc. the 2008 Int. Symp. Low Power Electronics and Design, Mar. 2008, pp.424-427.
Barroso L A, Holzle U. The case for energy-proportional computing. Computer, 2007, 40(12): 33-37.
Samih A, Wang R, Krishna A, Maciocco C, Tai C, Solihin Y. Energy-efficient interconnect via Router Parking. In Proc. the 19th Int. Symp. High Performance Computer Architecture, Feb. 2013, pp.508-519.
Chen L, Zhao L, Wang R, Pinkston T M. MP3: Minimizing performance penalty for power-gating of Clos network-on-chip. In Proc. the 20th Int. Symp. High Performance Computer Architecture, Feb. 2014, pp.296-307.
Moscibroda T, Mutlu O. A case for bufferless routing in on-chip networks. In Proc. the 36th Ann. Int. Symp. Computer Architecture, Jun. 2009, pp.196-207.
Kim H, Kim G, Maeng S, Yeo H, Kim J. Transportation-network-inspired network-on-chip. In Proc. the 20th Int. Symp. High Performance Computer Architecture, Feb. 2014, pp.332-343.
Mishra A K, Vijaykrishnan N, Das C R. A case for heterogeneous on-chip interconnects for CMPs. In Proc. the 38th Ann. Int. Symp. Computer Architecture, Jun. 2011, pp.389-400.
Fang J, Leng Z, Liu S, Yao Z, Sui X. Exploring heterogeneous NoC design space in heterogeneous GPU-CPU architectures. Journal of Computer Science and Technology, 2015, 30(1): 74-83.
Mishra A K, Das R, Eachempati S, Iyer R, Vijaykrishnan N, Das C R. A case for dynamic frequency tuning in on-chip networks. In Proc. the 42nd Ann. Int. Symp. Microarchitecture, Dec. 2009, pp.292-303.
Ansari A, Mishra A, Xu J, Torrellas J. Tangle: Route-oriented dynamic voltage minimization for variation-afflicted, energy-efficient on-chip networks. In Proc. the 20th Int. Symp. High Performance Computer Architecture, Feb. 2014, pp.440-451.
Karpuzcu U R, Kolluru K B, Kim N S, Torrellas J. VARIUS-NTV: A microarchitectural model to capture the increased sensitivity of manycores to process variations at near-threshold voltages. In Proc. the 42nd Int. Conf. Dependable Systems and Networks, Jun. 2012.
Das R, Satish N, Satpathy K, Dreslinski G. Catnap: Energy proportional multiple network-on-chip. In Proc. the 40th Ann. Int. Symp. Computer Architecture, Jun. 2013, pp.320-331.
Lu H, Yan G, Han Y, Wang Y, Li X. ShuttleNoC: Boosting on-chip communication efficiency by enabling localized power adaptation. In Proc. the 20th Asia and South Pacific Design Automation Conf., Jan. 2015, pp.142-147.
Wu J, Dong D, Liao X, Wang L. Chameleon: Adaptive energy-efficient heterogeneous network-on-chip. In Proc. the 33rd Int. Conf. Computer Design, Oct. 2015, pp.419-422.
Lian S, Wang Y, Han Y, Li X. BoDNoC: Providing bandwidth-on-demand interconnection for multi-granularity memory systems. In Proc. the 22nd Asia and South Pacific Design Automation Conf., Jan. 2017, pp.738-743.
Chen L, Pinkston T M. NoRD: Node-router decoupling for effective power-gating of on-chip routers. In Proc. the 45th Ann. Int. Symp. Microarchitecture, Dec. 2012, pp.270-281.
Chen L, Zhu D, Pedram M, Pinkston T M. Power punch: Towards non-blocking power-gating of NoC routers. In Proc. the 21st Int. Symp. High Performance Computer Architecture, Feb. 2015, pp.378-389.
Hossein F, Hadi M K, Shaahin H. SMART: A scalable mapping and routing technique for power-gating in NoC routers. In Proc. the 2017 Int. Symp. Networks-on-Chip, Oct. 2017, pp.338-343.
Foulds L R, Graham R L. The Steiner problem in phylogeny is NP-complete. Advances in Applied Mathematics, 1982, 3(1): 43-49.
Dorigo M, Maninur V, Cobmi A. Ant system: Optimization by a colony of cooperating agents. IEEE Trans. Systems, Man, and Cybernetics, 1996, 26(1): 29-41.
Liu Y, Wu J, Xu K, Xu M. The degree-constrained multicasting algorithm using ant algorithm. In Proc. the 10th Int. Conf. Telecommunications, Mar. 2003, pp.370-374.
Sun C, Chen C H O, Kurian G, Wei L, Miller J, Agarwal A, Peh L, Stojanovic V. DSENT — A tool connecting emerging photonics with electronics for opto-electronic networks-on-chip modeling. In Proc. the 2012 Int. Symp. Networks-on-Chip, May 2012, pp.201-210.
Matsutani H, Koibuchi M, Amano H, Wang D. Run-time power gating of on-chip routers using look-ahead routing. In Proc. the 13rd Asia and South Pacific Design Automation Conf., Mar. 2008, pp.55-60.
Jiang N, Becker D U, Michelogiannakis G, Balfour J, Towles B, Kim J, Dally W J. A detailed and flexible cycle-accurate network-on-chip simulator. In Proc. the 2013 Int. Symp. Performance Analysis of Systems and Software, Apr. 2013, pp.86-96.
Bienia C, Kumar S, Singh J P, Li K. The PARSEC benchmark suite: Characterization and architectural implications. In Proc. the 17th Int. Conf. Parallel Architectures and Compilation Techniques, Oct. 2008, pp.72-81.
Binkert N, Beckmann B, Black G et al. The gem5 simulator. ACM SIGARCH Computer Architecture News, 2011, 39(2): 1-7.
Matsutani H, Koibuchi M, Ikebuchi D, Usami K, Nakamura H, Amano H. Performance, area, and power evaluations of ultrafine-grained run-time power-gating routers for CMPs. IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, 2011, 30(4): 520-533.
Author information
Authors and Affiliations
Corresponding authors
Electronic supplementary material
Below is the link to the electronic supplementary material.
ESM 1
(PDF 1101 kb)
Rights and permissions
About this article
Cite this article
Lian, SQ., Wang, Y. & Han, YH. DimRouter: A Multi-Mode Router Architecture for Higher Energy-Proportionality of On-Chip Networks. J. Comput. Sci. Technol. 33, 984–997 (2018). https://doi.org/10.1007/s11390-018-1869-5
Received:
Revised:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s11390-018-1869-5