Abstract
The conventional test-per-scan built-in self-test (BIST) scheme needs a number of shift cycles followed by one capture cycle. Fault effects received by the scan flipflops are shifted out while shifting in the next test vector like scan testing. Unlike deterministic testing, it is unnecessary to apply a complete test vector to the scan chains. A new scan-based BIST scheme is proposed by properly controlling the test signals of the scan chains. Different biased random values are assigned to the test signals of scan flip-flops in separate scan chains. Capture cycles can be inserted at any clock cycle if necessary. A new testability estimation procedure according to the proposed testing scheme is presented. A greedy procedure is proposed to select a weight for each scan chain. Experimental results show that the proposed method can improve test effectiveness of scan-based BIST greatly, and most circuits can obtain complete fault coverage or very close to complete fault coverage.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
Abramovici M, Breuer M A, Friedman A D. Digital Systems Testing and Testable Design. New York: IEEE Press, 1995
Bardell P H, McAnney W H, Savir J. Built-in test for VLSI: Pseudo-Random Techniques. New York: Wiley, 1987
Koenemann B, Mucha J, Zwiehoff C. Built-in logic block observation technique. In: Proc. of IEEE Int. Test Conference. 1979. 37–41
Jas A, Krishna C V, Touba N A. Weighted pseudorandom hybrid BIST. IEEE Trans VLSI Syst, 2004, 12(12): 1277–1283
Pomeranz I, Reddy S M. 3-weight pseudo-random test generation based on a deterministic test set for combinational and sequential circuits. IEEE Trans Comp Aid Des ICAS, 1993, 24(7): 1050–1058
Savir J. Distributed generation of weighted random patterns. IEEE Trans Comp, 1999, 48(12): 1364–1368
Wang S. Low hardware overhead scan-based 3-weight random BIST. In: Proc. of IEEE Int. Test Conference. IEEE Computer Society Press, 2001. 868–877
Xiang D, Chen M J, Sun J G, et al, Improving test effectiveness of scan-based BIST using scan chain partitioning. IEEE Trans Comp Aid Des Integrated Circuits and Systems, 2005, 24(6): 916–927
Xiang D, Xu Y, Fujiwara H. Non-scan design for testability for synchronous sequential circuits based on conflict resolution. IEEE Trans Comp, 2003, 52(8): 1063–1075
Chakrabarty K, Murray B T. Design of built-in test generator circuits using width compression. IEEE Trans Comp Aid Des ICAS, 1998, 17(10):1044–1051
Huang Y, Pomeranz I, Reddy S M, et al. Improving the property of at-speed tests. In: Proc. of IEEE/ACM Int. Conf. Computer-Aided Design. 2000. 459–463
Tsai H C, Cheng K T, Bhawmik S. On improving test quality of scan-based BIST. IEEE Trans Comp Aid Des ICAS, 2000, 19(8): 928–938
Rajski J, Tamarapalli N, Tyszer J. Automated synthesis of large phase shifters for built-in self-test. In: Proc. of IEEE Int. Test Conference. IEEE Computer Society Press, 1998, 1047–1056
Brglez F. On testability of combinational networks. In: Proc. of IEEE Int. Symp. on Circuits and Systems. IEEE Cir. and Sys. Society Press. 1984. 221–225
Xiang D, Chen M, Fujiwara H. Using weighted scan enable signals to improve test effectiveness of scan-based BIST. IEEE Trans Comp, 2007, 56(12): 1619–1628
Author information
Authors and Affiliations
Corresponding author
Additional information
Supported in part by the National Natural Science Foundation of China (Grant Nos. 60373009 and 60425203)
Rights and permissions
About this article
Cite this article
Xiang, D., Chen, M. & Sun, J. Scan BIST with biased scan test signals. Sci. China Ser. F-Inf. Sci. 51, 881–895 (2008). https://doi.org/10.1007/s11432-008-0078-1
Received:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s11432-008-0078-1