Abstract
The gate leakage current and reliability concern become more serious due to the aggressive scalingdown of the gate oxide thickness. Developing advanced gate dielectrics process for mass production is essential in China. In this paper, the gate leakage current reduction and reliability optimization for plasma nitridation SiON aimed at 65 nm node CMOS application was explored. A three-step fabrication process based on single wafer tools for plasma nitridation SiON has been demonstrated. The effects of each process condition on the electrical and reliability characteristics of plasma nitridation SiON have been investigated in terms of nitrogen concentration, equivalent oxide thickness(EOT), gate leakage current, mobility, time-dependent dielectric breakdown (TDDB) and negative bias temperature instability (NBTI). The optimized plasma nitrided oxide demonstrated good gate leakage reduction and high carrier mobility without sacrificing the reliability performance. This optimized plasma nitridation process has been implemented into the mass production to meet the throughput and reliability requirement.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
Stathis J H. Reliability limits for gate insulator in CMOS technology. IBM J Res Dev, 2002, 46: 265–286
Taur Y, Nowak E J. CMOS devices below 0.1um: how high will performance go. In: IEDM Tech Dig. Washington, 1997. 215–218
Ito T, Nakamura T, Ishikawa H. Advantages of thermal nitrider and nitroixde gate films in VLSI process. IEEE Trans Electron Dev, 1982, 29: 498–503
Kamgar A, Clemems J T, Ghetti A, et al. Reduced electron mobility due to nitrogen implant prior to the gate oxide growth. IEEE Electr Device L, 2000, 21: 227–229
Gusev E P, Lu H C, Garfunkel E, et al. Nitrogen engineering of ultra-thin oxynitrides by a thermal NO/O2/NO process. J Appl Phys, 1998, 84: 2980–2982
Tsujikawa S, Mine T, Shimamoto Y, et al. An ultra thin silicon nitride gate dielectric with oxygen-enriched interface (OI-SiN) for CMOS with EOT of 0.9 nm and beyond. In: VLSI Technology Tech Dig. Honolulu, 2002. 202–203
Inoue M, Tsuchimoto J, Mizutani M, et al. Ultra-thin SiN gate dielectric fabricated by N2 plasma direct nitridation. In: International Workshop on Gate Insulator. Tokyo, 2003. 58–60
Tsujikawa S, Umeda H, Kawahara T, et al. A simple approach to optimizing ultra-thin SiON gate dielectrics independently for n- and p-MOSFETs. In: IEDM Tech Dig. Washington, 2005. 843–846
Matsushita D, Muraoka K, Nakasaki Y, et al. Dramatic improvement of Vfb shift and gmmax with ultra-thin and ultralow-leakage SiN-based SiON gate dielectrics. In: IEDM Tech Dig. Washington, 2005. 847–850
Nicollian P E, Baldwin G C, Eason K N, et al. Extending the reliability scaling limits of SiO2 through plasma nitridation. In: IEDM Tech Dig. San Francisco, 2000. 545–548
Henson W K, Ahmed K Z, Vogel E M, et al. Estimating oxide thickness of tunneling oxides down to 1.4nm using conventional capacitance-voltage measurements on MOS capacitors. IEEE Electron Lett, 1999, 20: 179–181
Veloso A, Cubaynes F N, Rothschild A, et al. Ultra-thin oxynitride gate dielectrics by pulsed-RF DPN for 65 nm general purpose CMOS applications. In: European Solid-State Device Research Conference. Estoril, 2003. 239-242
Nagamine M, Itoh H, Satake H, et al. Radical oxygen (O*) process for highly-reliable SiO with higher film-density and smoother SiO2/Si interface. In: IEDM Tech Dig. Washington, 1998.
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
About this article
Cite this article
He, Y., Zhang, X. & Wang, Y. Process optimization of plasma nitridation SiON for 65 nm node gate dielectrics. Sci. China Inf. Sci. 54, 2673–2679 (2011). https://doi.org/10.1007/s11432-011-4321-9
Received:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s11432-011-4321-9