Skip to main content
Log in

A novel ESD power supply clamp circuit with double pull-down paths

  • Research Paper
  • Published:
Science China Information Sciences Aims and scope Submit manuscript

Abstract

Electrostatic-discharge (ESD) protection design is one of the key challenges of advanced CMOS processes. RC-triggered and MOSFET-based power supply ESD clamp circuits have been widely used to obtain the desired ESD protection ability. In this paper, a MOSFET-based ESD power clamp circuit with only 10 ns RC time constant for 0.18-μm process is presented. A double pull-down path is proposed to avoid false triggering, reject power supply noise and reduce energy consumption. The performance of the novel clamp circuit is excellent, consuming very small layout area. The simulation results show that this clamp circuit can be used in industry.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Similar content being viewed by others

References

  1. Huang J B, Wang G. ESD protection design for advanced CMOS. In: Proc SPIE 2001 International Symposium on Microelectronics and Micro-Electro-Mechanical Systems, Adelaide, 2001. 123–131

  2. Ker M D. Whole-chip ESD protection design with efficient VDD-to-VSS ESD clamp circuits for submicron CMOS VLSI. IEEE Trans Electron Dev, 1999, 46: 173–183

    Article  Google Scholar 

  3. Merrill R, Issaq E. ESD design methodology. In: Proc Electrical Overstress/Electrostatic Discharge (EOS/ESD) Symp, Orlando, 1993. 223–237

  4. Michael S, James W M, Michael G K, et al. Boosted and distributed rail clamp networks for ESD protection in advanced CMOS technologies. In: Proc EOS/ESD Symp, Las Vegas, 2003. 17–26

    Google Scholar 

  5. Bradford L H, Brian K B. Damped transient power clamps for improved ESD protection of CMOS. Microelectron Reliab, 2006, 46: 77–85

    Article  Google Scholar 

  6. Jeremy C S, Gianluca B. A MOSFET power supply clamp with feedback enhanced triggering for ESD protection in advanced CMOS technologies. Microelectron Reliab, 2005, 45: 201–210

    Article  Google Scholar 

  7. Li J J, Robert G, Elyse R. A compact, timed-shutoff, MOSFET-based power clamp for on-chip ESD protection. In: Proc EOS/ESD Symp, Grapevine, 2004. 273–279

  8. Cheng Y C, Ker M D. The effect of IEC-like fast transients on RC-triggered ESD power clamps. IEEE Trans Electron Dev, 2009, 56: 1204–1210

    Article  Google Scholar 

  9. Tong P, Chen W, Jiang R, et al. Active ESD shunt with transistor feedback to reduce latchup susceptibility or false triggering. In: Proc IPFA, Taiwan, 2004. 273–279

  10. Jeremy C S, Roger A C, Gianluca B. Low leakage low cost-PMOS based power supply clamp with active feedback for ESD protection in 65 nm CMOS technologies. In: Proc EOS/ESD Symp, Anaheim, 2005. 298–306

  11. Steven S P, Timothy J M. New considerations for MOSFET power clamps. Microelectron Reliab, 2003, 43: 987–991

    Article  Google Scholar 

  12. Hossein S, Oleg S, Manoj S. A new flip-flop based transient power supply clamp for ESD protection. IEEE Trans Dev Mater Rel, 2008, 8: 358–367

    Article  Google Scholar 

  13. Yeh C T, Ker M D. Capacitor-less design of power-rail ESD clamp circuit with adjustable holding voltage for on-chip ESD protection. IEEE J Solid-State Circuits, 2010, 45: 2476–2486

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to HongXia Liu.

Rights and permissions

Reprints and permissions

About this article

Cite this article

Liu, H., Yang, Z., Li, L. et al. A novel ESD power supply clamp circuit with double pull-down paths. Sci. China Inf. Sci. 56, 1–8 (2013). https://doi.org/10.1007/s11432-012-4699-z

Download citation

  • Received:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s11432-012-4699-z

Keywords

Navigation