Skip to main content
SpringerLink
Log in

Implementation of multi-standard video decoder on a heterogeneous coarse-grained reconfigurable processor

  • Research Paper
  • Published:
Science China Information Sciences Aims and scope Submit manuscript

Abstract

This paper proposes a task-based hybrid parallel and hybrid pipeline (THPHP) scheme to implement multi-standard video algorithms, including MPEG-2, H.264, and audio video coding standard (AVS), on a heterogeneous coarse-grained reconfigurable processor, called the reconfigurable multimedia system (REMUS). The proposed schemes greatly improve decoding performance and satisfy the real-time requirements of various high-definition (HD) video decoding standards. In THPHP, we propose both a task-based hybrid parallel scheme, in which macro-block (MB)-level, block-level, and sub-block-level decoding tasks are parallelized to improve data processing throughput, and a hybrid pipeline scheme, in which slice-level, MB-level, block-level and sub-block-level computations are pipelined to improve efficiency. Computation-intensive tasks, such as motion compensation, intra prediction, inverse discrete cosine transform, reconstruction, and deblocking filter, are implemented on two reconfigurable processing units, which are the core computing engines of REMUS. Thanks to the proposed schemes, the implementations can achieve H.264 high profile (HP) 1920×1080@30 fps streams, AVS Jizhun profile (JP) 1920×1080@39 fps streams, and MPEG-2 main profile (MP) 1920×1080@41 fps streams when working at 200 MHz frequency. Compared with XPP-III (a commercial reconfigurable processor), when implementing H.264 HD decoding, the performance and energy efficiency on REMUS are improved by 1.81× and 14.3×, respectively.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Similar content being viewed by others

References

  1. ISO/IEC 13818. Generic Coding of Moving Pictures and Associated Audio (MPEG-2), 1994

    Google Scholar 

  2. Wiegand T, Sullivan G J, Bjontegaard G, et al. Overview of the H.264/AVC video coding standard. IEEE Trans Circ Syst Vid, 2003, 13: 560–576

    Article  Google Scholar 

  3. Audio Video Coding Standard Workgroup of China. Information Technology-Advanced Coding of Audio and Video-Part2: Video, GB/T 200090.2-2006

  4. Wang Y Y. The driving force for development of IC and system in future: reducing the power consumption and improving the ratio of performance to power consumption. Sci China Inf Sci, 2011, 54: 915–935

    Article  Google Scholar 

  5. Jian G A, Chu J C, Huang T Y, et al. A system architecture exploration on the configurable HW/SW co-design for H.264 video decoder. In: Proceedings of IEEE International Symposium on Circuits and Systems, Taipei, 2009. 2237–2240

    Google Scholar 

  6. Mei B F, Vernalde S, Verkest D, et al. ADRES: an architecture with tightly coupled VLIW processor and coarsegrained reconfigurable matrix. In: Proceedings of 13th International Conference on Field Programmable Logic and Applications, Lisbon, 2003. 61–70

    Chapter  Google Scholar 

  7. Mei B F, Veredas F J, Masschelein B. Mapping an H.264/AVC decoder onto the ADRES reconfigurable architecture. In: Proceedings of International Conference on Field Programmable Logic and Applications, 2005. 622–625

    Google Scholar 

  8. Ganesan M K A, Singh S, May F, et al. H.264 Decoder at HD resolution on a coarse grain dynamically reconfigurable architecture. In: Proceedings of 2007 International Conference on Field Programmable Logic and Applications, Amsterdam, 2007. 467–471

  9. PACT Company. XPP Technologies: White Paper of Video Decoding on XPP-III, 2006

    Google Scholar 

  10. Rossi D, Campi F, Spolzino S, et al. A heterogeneous digital signal processor for dynamically reconfigurable computing. IEEE J Solid State Circ, 2010, 45: 1615–1626

    Article  Google Scholar 

  11. Zhu M, Liu L B, Yin S Y, et al. A cycle-accurate simulator for a reconfigurable multi-media system. IEICE Trans Inf Syst, 2010, E93-D: 3202–3210

    Article  Google Scholar 

  12. Chen T W, Huang Y W, Chen T C, et al. Architecture design of H.264/AVC decoder with hybrid task pipelining for high definition videos. In: Proceedings of IEEE International Symposium on Circuits and Systems (ISCAS), Kobe, 2005. 2931–2934

    Google Scholar 

  13. Baik H, Sihn K H, Kim Y, et al. Analysis and parallelization of H.264 decoder on cell broadband engine architecture. In: Proceedings of IEEE International Symposium on Signal Processing and Information Technology, Giza, 2007. 791–795

    Google Scholar 

  14. Wang Y S, Liu L B, Yin S Y, et al. Hierarchical representation of on-chip context to reduce reconfiguration time and implementation area for coarse-grained reconfigurable architecture. Sci China Inf Sci, 2013, accepted, doi: 10.1007/s11432-013-4842-5

    Google Scholar 

  15. Schuler E. NoC concepts with XPP-III. In: Proceedings of International Symposium on Reliability of Optoelectronics for Space (ISROS 2009), Cagliari, 2009

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Institute of Microelectronics, Tsinghua University, Beijing, 100084, China

    LeiBo Liu, YingJie Chen, Dong Wang, ShouYi Yin & ShaoJun Wei

  2. Beijing Academy of Information Science and Technology, Beijing, 100878, China

    Xing Wang & Long Wang

  3. School of Electronic and Information Engineering, Xi’an Jiaotong University, Xi’an, 710049, China

    Hao Lei

  4. National ASIC System Engineering Research Center, Southeast University, Nanjing, 210000, China

    Peng Cao

Authors
  1. LeiBo Liu
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. YingJie Chen
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Dong Wang
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. ShouYi Yin
    View author publications

    You can also search for this author in PubMed Google Scholar

  5. Xing Wang
    View author publications

    You can also search for this author in PubMed Google Scholar

  6. Long Wang
    View author publications

    You can also search for this author in PubMed Google Scholar

  7. Hao Lei
    View author publications

    You can also search for this author in PubMed Google Scholar

  8. Peng Cao
    View author publications

    You can also search for this author in PubMed Google Scholar

  9. ShaoJun Wei
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Dong Wang.

Electronic supplementary material

Rights and permissions

Reprints and permissions

About this article

Cite this article

Liu, L., Chen, Y., Wang, D. et al. Implementation of multi-standard video decoder on a heterogeneous coarse-grained reconfigurable processor. Sci. China Inf. Sci. 57, 1–14 (2014). https://doi.org/10.1007/s11432-013-4968-5

Download citation

  • Received:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s11432-013-4968-5

Keywords

Search

Navigation